[SCSI] qla2xxx: Correct staging of RISC while attempting to pause.
There's no need to reset the RISC prior to pausing. Signed-off-by: Andrew Vasquez <andrew.vasquez@qlogic.com> Signed-off-by: James Bottomley <James.Bottomley@SteelEye.com>
This commit is contained in:
parent
05236a050f
commit
c3b058afae
1 changed files with 10 additions and 13 deletions
|
@ -172,19 +172,16 @@ qla24xx_pause_risc(struct device_reg_24xx __iomem *reg)
|
|||
int rval = QLA_SUCCESS;
|
||||
uint32_t cnt;
|
||||
|
||||
if ((RD_REG_DWORD(®->hccr) & HCCRX_RISC_PAUSE) == 0) {
|
||||
WRT_REG_DWORD(®->hccr, HCCRX_SET_RISC_RESET |
|
||||
HCCRX_CLR_HOST_INT);
|
||||
RD_REG_DWORD(®->hccr); /* PCI Posting. */
|
||||
WRT_REG_DWORD(®->hccr, HCCRX_SET_RISC_PAUSE);
|
||||
for (cnt = 30000;
|
||||
(RD_REG_DWORD(®->hccr) & HCCRX_RISC_PAUSE) == 0 &&
|
||||
rval == QLA_SUCCESS; cnt--) {
|
||||
if (cnt)
|
||||
udelay(100);
|
||||
else
|
||||
rval = QLA_FUNCTION_TIMEOUT;
|
||||
}
|
||||
if (RD_REG_DWORD(®->hccr) & HCCRX_RISC_PAUSE)
|
||||
return rval;
|
||||
|
||||
WRT_REG_DWORD(®->hccr, HCCRX_SET_RISC_PAUSE);
|
||||
for (cnt = 30000; (RD_REG_DWORD(®->hccr) & HCCRX_RISC_PAUSE) == 0 &&
|
||||
rval == QLA_SUCCESS; cnt--) {
|
||||
if (cnt)
|
||||
udelay(100);
|
||||
else
|
||||
rval = QLA_FUNCTION_TIMEOUT;
|
||||
}
|
||||
|
||||
return rval;
|
||||
|
|
Loading…
Reference in a new issue