[ARM] 4057/1: ixp23xx: unconditionally enable hardware coherency
On ixp23xx, it was thought to be necessary to disable coherency to work around certain silicon errata. This turns out not to be the case -- none of the documented errata workarounds require disabling coherency, and disabling coherency does not work around any existing errata. Furthermore, all ixp23xx models do support coherency, so we should just unconditionally enable coherency for all ixp23xx. Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
ab9d90db95
commit
c041ffb364
1 changed files with 1 additions and 15 deletions
|
@ -41,21 +41,7 @@
|
|||
data = *((volatile int *)IXP23XX_PCI_SDRAM_BAR); \
|
||||
__phys_to_virt((((b - (data & 0xfffffff0)) + 0x00000000))); })
|
||||
|
||||
/*
|
||||
* Coherency support. Only supported on A2 CPUs or on A1
|
||||
* systems that have the cache coherency workaround.
|
||||
*/
|
||||
static inline int __ixp23xx_arch_is_coherent(void)
|
||||
{
|
||||
extern unsigned int processor_id;
|
||||
|
||||
if (((processor_id & 15) >= 4) || machine_is_roadrunner())
|
||||
return 1;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
#define arch_is_coherent() __ixp23xx_arch_is_coherent()
|
||||
#define arch_is_coherent() 1
|
||||
|
||||
#endif
|
||||
|
||||
|
|
Loading…
Reference in a new issue