CRIS v32: Remove hwregs/timer_defs.h, it is now architecture specific.
- File is moved to arch-v32/mach-fs/hwregs/timer_defs.h
This commit is contained in:
Jesper Nilsson
parent
69b06c15e7
commit
bc10ac3f2f
1 changed files with 0 additions and 266 deletions
|
|
@ -1,266 +0,0 @@
|
|||
#ifndef __timer_defs_h
|
||||
#define __timer_defs_h
|
||||
|
||||
/*
|
||||
* This file is autogenerated from
|
||||
* file: ../../inst/timer/rtl/timer_regs.r
|
||||
* id: timer_regs.r,v 1.7 2003/03/11 11:16:59 perz Exp
|
||||
* last modfied: Mon Apr 11 16:09:53 2005
|
||||
*
|
||||
* by /n/asic/design/tools/rdesc/src/rdes2c --outfile timer_defs.h ../../inst/timer/rtl/timer_regs.r
|
||||
* id: $Id: timer_defs.h,v 1.6 2005/04/24 18:30:58 starvik Exp $
|
||||
* Any changes here will be lost.
|
||||
*
|
||||
* -*- buffer-read-only: t -*-
|
||||
*/
|
||||
/* Main access macros */
|
||||
#ifndef REG_RD
|
||||
#define REG_RD( scope, inst, reg ) \
|
||||
REG_READ( reg_##scope##_##reg, \
|
||||
(inst) + REG_RD_ADDR_##scope##_##reg )
|
||||
#endif
|
||||
|
||||
#ifndef REG_WR
|
||||
#define REG_WR( scope, inst, reg, val ) \
|
||||
REG_WRITE( reg_##scope##_##reg, \
|
||||
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
|
||||
#endif
|
||||
|
||||
#ifndef REG_RD_VECT
|
||||
#define REG_RD_VECT( scope, inst, reg, index ) \
|
||||
REG_READ( reg_##scope##_##reg, \
|
||||
(inst) + REG_RD_ADDR_##scope##_##reg + \
|
||||
(index) * STRIDE_##scope##_##reg )
|
||||
#endif
|
||||
|
||||
#ifndef REG_WR_VECT
|
||||
#define REG_WR_VECT( scope, inst, reg, index, val ) \
|
||||
REG_WRITE( reg_##scope##_##reg, \
|
||||
(inst) + REG_WR_ADDR_##scope##_##reg + \
|
||||
(index) * STRIDE_##scope##_##reg, (val) )
|
||||
#endif
|
||||
|
||||
#ifndef REG_RD_INT
|
||||
#define REG_RD_INT( scope, inst, reg ) \
|
||||
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
|
||||
#endif
|
||||
|
||||
#ifndef REG_WR_INT
|
||||
#define REG_WR_INT( scope, inst, reg, val ) \
|
||||
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
|
||||
#endif
|
||||
|
||||
#ifndef REG_RD_INT_VECT
|
||||
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
|
||||
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
|
||||
(index) * STRIDE_##scope##_##reg )
|
||||
#endif
|
||||
|
||||
#ifndef REG_WR_INT_VECT
|
||||
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
|
||||
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
|
||||
(index) * STRIDE_##scope##_##reg, (val) )
|
||||
#endif
|
||||
|
||||
#ifndef REG_TYPE_CONV
|
||||
#define REG_TYPE_CONV( type, orgtype, val ) \
|
||||
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
|
||||
#endif
|
||||
|
||||
#ifndef reg_page_size
|
||||
#define reg_page_size 8192
|
||||
#endif
|
||||
|
||||
#ifndef REG_ADDR
|
||||
#define REG_ADDR( scope, inst, reg ) \
|
||||
( (inst) + REG_RD_ADDR_##scope##_##reg )
|
||||
#endif
|
||||
|
||||
#ifndef REG_ADDR_VECT
|
||||
#define REG_ADDR_VECT( scope, inst, reg, index ) \
|
||||
( (inst) + REG_RD_ADDR_##scope##_##reg + \
|
||||
(index) * STRIDE_##scope##_##reg )
|
||||
#endif
|
||||
|
||||
/* C-code for register scope timer */
|
||||
|
||||
/* Register rw_tmr0_div, scope timer, type rw */
|
||||
typedef unsigned int reg_timer_rw_tmr0_div;
|
||||
#define REG_RD_ADDR_timer_rw_tmr0_div 0
|
||||
#define REG_WR_ADDR_timer_rw_tmr0_div 0
|
||||
|
||||
/* Register r_tmr0_data, scope timer, type r */
|
||||
typedef unsigned int reg_timer_r_tmr0_data;
|
||||
#define REG_RD_ADDR_timer_r_tmr0_data 4
|
||||
|
||||
/* Register rw_tmr0_ctrl, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int op : 2;
|
||||
unsigned int freq : 3;
|
||||
unsigned int dummy1 : 27;
|
||||
} reg_timer_rw_tmr0_ctrl;
|
||||
#define REG_RD_ADDR_timer_rw_tmr0_ctrl 8
|
||||
#define REG_WR_ADDR_timer_rw_tmr0_ctrl 8
|
||||
|
||||
/* Register rw_tmr1_div, scope timer, type rw */
|
||||
typedef unsigned int reg_timer_rw_tmr1_div;
|
||||
#define REG_RD_ADDR_timer_rw_tmr1_div 16
|
||||
#define REG_WR_ADDR_timer_rw_tmr1_div 16
|
||||
|
||||
/* Register r_tmr1_data, scope timer, type r */
|
||||
typedef unsigned int reg_timer_r_tmr1_data;
|
||||
#define REG_RD_ADDR_timer_r_tmr1_data 20
|
||||
|
||||
/* Register rw_tmr1_ctrl, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int op : 2;
|
||||
unsigned int freq : 3;
|
||||
unsigned int dummy1 : 27;
|
||||
} reg_timer_rw_tmr1_ctrl;
|
||||
#define REG_RD_ADDR_timer_rw_tmr1_ctrl 24
|
||||
#define REG_WR_ADDR_timer_rw_tmr1_ctrl 24
|
||||
|
||||
/* Register rs_cnt_data, scope timer, type rs */
|
||||
typedef struct {
|
||||
unsigned int tmr : 24;
|
||||
unsigned int cnt : 8;
|
||||
} reg_timer_rs_cnt_data;
|
||||
#define REG_RD_ADDR_timer_rs_cnt_data 32
|
||||
|
||||
/* Register r_cnt_data, scope timer, type r */
|
||||
typedef struct {
|
||||
unsigned int tmr : 24;
|
||||
unsigned int cnt : 8;
|
||||
} reg_timer_r_cnt_data;
|
||||
#define REG_RD_ADDR_timer_r_cnt_data 36
|
||||
|
||||
/* Register rw_cnt_cfg, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int clk : 2;
|
||||
unsigned int dummy1 : 30;
|
||||
} reg_timer_rw_cnt_cfg;
|
||||
#define REG_RD_ADDR_timer_rw_cnt_cfg 40
|
||||
#define REG_WR_ADDR_timer_rw_cnt_cfg 40
|
||||
|
||||
/* Register rw_trig, scope timer, type rw */
|
||||
typedef unsigned int reg_timer_rw_trig;
|
||||
#define REG_RD_ADDR_timer_rw_trig 48
|
||||
#define REG_WR_ADDR_timer_rw_trig 48
|
||||
|
||||
/* Register rw_trig_cfg, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int tmr : 2;
|
||||
unsigned int dummy1 : 30;
|
||||
} reg_timer_rw_trig_cfg;
|
||||
#define REG_RD_ADDR_timer_rw_trig_cfg 52
|
||||
#define REG_WR_ADDR_timer_rw_trig_cfg 52
|
||||
|
||||
/* Register r_time, scope timer, type r */
|
||||
typedef unsigned int reg_timer_r_time;
|
||||
#define REG_RD_ADDR_timer_r_time 56
|
||||
|
||||
/* Register rw_out, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int tmr : 2;
|
||||
unsigned int dummy1 : 30;
|
||||
} reg_timer_rw_out;
|
||||
#define REG_RD_ADDR_timer_rw_out 60
|
||||
#define REG_WR_ADDR_timer_rw_out 60
|
||||
|
||||
/* Register rw_wd_ctrl, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int cnt : 8;
|
||||
unsigned int cmd : 1;
|
||||
unsigned int key : 7;
|
||||
unsigned int dummy1 : 16;
|
||||
} reg_timer_rw_wd_ctrl;
|
||||
#define REG_RD_ADDR_timer_rw_wd_ctrl 64
|
||||
#define REG_WR_ADDR_timer_rw_wd_ctrl 64
|
||||
|
||||
/* Register r_wd_stat, scope timer, type r */
|
||||
typedef struct {
|
||||
unsigned int cnt : 8;
|
||||
unsigned int cmd : 1;
|
||||
unsigned int dummy1 : 23;
|
||||
} reg_timer_r_wd_stat;
|
||||
#define REG_RD_ADDR_timer_r_wd_stat 68
|
||||
|
||||
/* Register rw_intr_mask, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int tmr0 : 1;
|
||||
unsigned int tmr1 : 1;
|
||||
unsigned int cnt : 1;
|
||||
unsigned int trig : 1;
|
||||
unsigned int dummy1 : 28;
|
||||
} reg_timer_rw_intr_mask;
|
||||
#define REG_RD_ADDR_timer_rw_intr_mask 72
|
||||
#define REG_WR_ADDR_timer_rw_intr_mask 72
|
||||
|
||||
/* Register rw_ack_intr, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int tmr0 : 1;
|
||||
unsigned int tmr1 : 1;
|
||||
unsigned int cnt : 1;
|
||||
unsigned int trig : 1;
|
||||
unsigned int dummy1 : 28;
|
||||
} reg_timer_rw_ack_intr;
|
||||
#define REG_RD_ADDR_timer_rw_ack_intr 76
|
||||
#define REG_WR_ADDR_timer_rw_ack_intr 76
|
||||
|
||||
/* Register r_intr, scope timer, type r */
|
||||
typedef struct {
|
||||
unsigned int tmr0 : 1;
|
||||
unsigned int tmr1 : 1;
|
||||
unsigned int cnt : 1;
|
||||
unsigned int trig : 1;
|
||||
unsigned int dummy1 : 28;
|
||||
} reg_timer_r_intr;
|
||||
#define REG_RD_ADDR_timer_r_intr 80
|
||||
|
||||
/* Register r_masked_intr, scope timer, type r */
|
||||
typedef struct {
|
||||
unsigned int tmr0 : 1;
|
||||
unsigned int tmr1 : 1;
|
||||
unsigned int cnt : 1;
|
||||
unsigned int trig : 1;
|
||||
unsigned int dummy1 : 28;
|
||||
} reg_timer_r_masked_intr;
|
||||
#define REG_RD_ADDR_timer_r_masked_intr 84
|
||||
|
||||
/* Register rw_test, scope timer, type rw */
|
||||
typedef struct {
|
||||
unsigned int dis : 1;
|
||||
unsigned int en : 1;
|
||||
unsigned int dummy1 : 30;
|
||||
} reg_timer_rw_test;
|
||||
#define REG_RD_ADDR_timer_rw_test 88
|
||||
#define REG_WR_ADDR_timer_rw_test 88
|
||||
|
||||
|
||||
/* Constants */
|
||||
enum {
|
||||
regk_timer_ext = 0x00000001,
|
||||
regk_timer_f100 = 0x00000007,
|
||||
regk_timer_f29_493 = 0x00000004,
|
||||
regk_timer_f32 = 0x00000005,
|
||||
regk_timer_f32_768 = 0x00000006,
|
||||
regk_timer_hold = 0x00000001,
|
||||
regk_timer_ld = 0x00000000,
|
||||
regk_timer_no = 0x00000000,
|
||||
regk_timer_off = 0x00000000,
|
||||
regk_timer_run = 0x00000002,
|
||||
regk_timer_rw_cnt_cfg_default = 0x00000000,
|
||||
regk_timer_rw_intr_mask_default = 0x00000000,
|
||||
regk_timer_rw_out_default = 0x00000000,
|
||||
regk_timer_rw_test_default = 0x00000000,
|
||||
regk_timer_rw_tmr0_ctrl_default = 0x00000000,
|
||||
regk_timer_rw_tmr1_ctrl_default = 0x00000000,
|
||||
regk_timer_rw_trig_cfg_default = 0x00000000,
|
||||
regk_timer_start = 0x00000001,
|
||||
regk_timer_stop = 0x00000000,
|
||||
regk_timer_time = 0x00000001,
|
||||
regk_timer_tmr0 = 0x00000002,
|
||||
regk_timer_tmr1 = 0x00000003,
|
||||
regk_timer_yes = 0x00000001
|
||||
};
|
||||
#endif /* __timer_defs_h */
|
||||
Loading…
Reference in a new issue