i2c: at91: fix clk_offset for sama5d2
[ Upstream commit b1ac6704493fa14b5dc19eb6b69a73932361a131 ]
In SAMA5D2 datasheet, TWIHS_CWGR register rescription mentions clock
offset of 3 cycles (compared to 4 in eg. SAMA5D3).
Cc: stable@vger.kernel.org # 5.2.x
[needs applying to i2c-at91.c instead for earlier kernels]
Fixes: 0ef6f3213d
("i2c: at91: add support for new alternative command mode")
Signed-off-by: Michał Mirosław <mirq-linux@rere.qmqm.pl>
Acked-by: Ludovic Desroches <ludovic.desroches@microchip.com>
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
4c9170b55f
commit
b8ad18a10f
1 changed files with 1 additions and 1 deletions
|
@ -914,7 +914,7 @@ static struct at91_twi_pdata sama5d4_config = {
|
|||
|
||||
static struct at91_twi_pdata sama5d2_config = {
|
||||
.clk_max_div = 7,
|
||||
.clk_offset = 4,
|
||||
.clk_offset = 3,
|
||||
.has_unre_flag = true,
|
||||
.has_alt_cmd = true,
|
||||
.has_hold_field = true,
|
||||
|
|
Loading…
Add table
Reference in a new issue