Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ASoC: omap-mcbsp: Device tree binding documentation update

Browse source 
To reflect the final devicetree node structure of McBSPs.

The initial OMAP McBSP DT structure was not able to describe the IP (and
it's versions) correctly.  The main issue was the sidetone block of
McBSP2/3 on OMAP3.  With this change in the DT description the OS can
get the needed information about the IP.

The sidetone is still not supported when the Linux kernel is booted with DT
since we still depend on hwmod to fill the resources.

Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
This commit is contained in:
Peter Ujfalusi 2012-08-21 17:33:56 +03:00 committed by Mark Brown
parent 11dd586421
commit b8101048f0
1 changed files with 10 additions and 18 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

28
Documentation/devicetree/bindings/sound/omap-mcbsp.txt
View file

@ -8,38 +8,30 @@ Required properties:
- reg: Register location and size, for OMAP4+ as an array:
<MPU access base address, size>,
<L3 interconnect address, size>;
- reg-names: Array of strings associated with the address space
- interrupts: Interrupt numbers for the McBSP port, as an array in case the
McBSP IP have more interrupt lines:
<OCP compliant irq>,
<TX irq>,
<RX irq>;
- interrupt-names: Array of strings associated with the interrupt numbers
- interrupt-parent: The parent interrupt controller
- ti,buffer-size: Size of the FIFO on the port (OMAP2430 and newer SoC)
- ti,hwmods: Name of the hwmod associated to the McBSP port
Sidetone support for OMAP3 McBSP2 and 3 ports:
- sidetone { }: Within this section the following parameters are required:
- reg: Register location and size for the ST block
- interrupts: The interrupt number for the ST block
- interrupt-parent: The parent interrupt controller for the ST block
Example:
mcbsp2: mcbsp@49022000 {
compatible = "ti,omap3-mcbsp";
#address-cells = <1>;
#size-cells = <1>;
reg = <0x49022000 0xff>;
interrupts = <0 17 0x4>, /* OCP compliant interrup */
<0 62 0x4>, /* TX interrup */
<0 63 0x4>; /* RX interrup */
reg = <0x49022000 0xff>,
<0x49028000 0xff>;
reg-names = "mpu", "sidetone";
interrupts = <0 17 0x4>, /* OCP compliant interrupt */
<0 62 0x4>, /* TX interrupt */
<0 63 0x4>, /* RX interrupt */
<0 4 0x4>; /* Sidetone */
interrupt-names = "common", "tx", "rx", "sidetone";
interrupt-parent = <&intc>;
ti,buffer-size = <1280>;
ti,hwmods = "mcbsp2";
sidetone {
reg = <0x49028000 0xff>;
interrupts = <0 4 0x4>;
interrupt-parent = <&intc>;
};
};