OMAPDSS: HDMI: OMAP4: Complete register definitions for DPLL
Add missing register definitions for spread spectrum clocking. Signed-off-by: Ricardo Neri <ricardo.neri@ti.com> Signed-off-by: Archit Taneja <archit@ti.com> Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
This commit is contained in:
parent
a7e71262af
commit
a798eb7ee8
1 changed files with 2 additions and 0 deletions
|
@ -168,6 +168,8 @@
|
|||
#define PLLCTRL_CFG1 0xC
|
||||
#define PLLCTRL_CFG2 0x10
|
||||
#define PLLCTRL_CFG3 0x14
|
||||
#define PLLCTRL_SSC_CFG1 0x18
|
||||
#define PLLCTRL_SSC_CFG2 0x1C
|
||||
#define PLLCTRL_CFG4 0x20
|
||||
|
||||
/* HDMI PHY */
|
||||
|
|
Loading…
Reference in a new issue