Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ARC: typos fix in kernel/entry-compact.S

Browse source 
Signed-off-by: Liav Rehana <liavr@mellanox.com>
Signed-off-by: Noam Camus <noamca@mellanox.com>
Reviewed-by: Alexey Brodkin <abrodkin@synopsys.com>
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
This commit is contained in:
Liav Rehana 2017-05-28 09:52:01 +03:00 • committed by Vineet Gupta
parent ddf720f86e
commit 9405530469
1 changed files with 11 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

22
arch/arc/kernel/entry-compact.S
View file

@ -25,12 +25,12 @@
* *
* vineetg: Nov 2009 (Everything needed for TIF_RESTORE_SIGMASK) * vineetg: Nov 2009 (Everything needed for TIF_RESTORE_SIGMASK)
* -do_signal()invoked upon TIF_RESTORE_SIGMASK as well * -do_signal()invoked upon TIF_RESTORE_SIGMASK as well
* -Wrappers for sys_{,rt_}sigsuspend() nolonger needed as they don't * -Wrappers for sys_{,rt_}sigsuspend() no longer needed as they don't
* need ptregs anymore * need ptregs anymore
* *
* Vineetg: Oct 2009 * Vineetg: Oct 2009
* -In a rare scenario, Process gets a Priv-V exception and gets scheduled * -In a rare scenario, Process gets a Priv-V exception and gets scheduled
* out. Since we don't do FAKE RTIE for Priv-V, CPU excpetion state remains * out. Since we don't do FAKE RTIE for Priv-V, CPU exception state remains
* active (AE bit enabled). This causes a double fault for a subseq valid * active (AE bit enabled). This causes a double fault for a subseq valid
* exception. Thus FAKE RTIE needed in low level Priv-Violation handler. * exception. Thus FAKE RTIE needed in low level Priv-Violation handler.
* Instr Error could also cause similar scenario, so same there as well. * Instr Error could also cause similar scenario, so same there as well.
@ -59,7 +59,7 @@
*/ */
#include <linux/errno.h> #include <linux/errno.h>
#include <linux/linkage.h> /* {EXTRY,EXIT} */ #include <linux/linkage.h> /* {ENTRY,EXIT} */
#include <asm/entry.h> #include <asm/entry.h>
#include <asm/irqflags.h> #include <asm/irqflags.h>
@ -80,8 +80,8 @@
.align 4 .align 4
/* Each entry in the vector table must occupy 2 words. Since it is a jump /* Each entry in the vector table must occupy 2 words. Since it is a jump
* across sections (.vector to .text) we are gauranteed that 'j somewhere' * across sections (.vector to .text) we are guaranteed that 'j somewhere'
* will use the 'j limm' form of the intrsuction as long as somewhere is in * will use the 'j limm' form of the instruction as long as somewhere is in
* a section other than .vector. * a section other than .vector.
*/ */
@ -105,13 +105,13 @@ VECTOR handle_interrupt_level1 ; Other devices
; ******************** Exceptions ********************** ; ******************** Exceptions **********************
VECTOR EV_MachineCheck ; 0x100, Fatal Machine check (0x20) VECTOR EV_MachineCheck ; 0x100, Fatal Machine check (0x20)
VECTOR EV_TLBMissI ; 0x108, Intruction TLB miss (0x21) VECTOR EV_TLBMissI ; 0x108, Instruction TLB miss (0x21)
VECTOR EV_TLBMissD ; 0x110, Data TLB miss (0x22) VECTOR EV_TLBMissD ; 0x110, Data TLB miss (0x22)
VECTOR EV_TLBProtV ; 0x118, Protection Violation (0x23) VECTOR EV_TLBProtV ; 0x118, Protection Violation (0x23)
; or Misaligned Access ; or Misaligned Access
VECTOR EV_PrivilegeV ; 0x120, Privilege Violation (0x24) VECTOR EV_PrivilegeV ; 0x120, Privilege Violation (0x24)
VECTOR EV_Trap ; 0x128, Trap exception (0x25) VECTOR EV_Trap ; 0x128, Trap exception (0x25)
VECTOR EV_Extension ; 0x130, Extn Intruction Excp (0x26) VECTOR EV_Extension ; 0x130, Extn Instruction Excp (0x26)
.rept 24 .rept 24
VECTOR reserved ; Reserved Exceptions VECTOR reserved ; Reserved Exceptions
@ -199,7 +199,7 @@ END(handle_interrupt_level2)
; --------------------------------------------- ; ---------------------------------------------
; User Mode Memory Bus Error Interrupt Handler ; User Mode Memory Bus Error Interrupt Handler
; (Kernel mode memory errors handled via seperate exception vectors) ; (Kernel mode memory errors handled via separate exception vectors)
; --------------------------------------------- ; ---------------------------------------------
ENTRY(mem_service) ENTRY(mem_service)
@ -273,7 +273,7 @@ ENTRY(EV_TLBProtV)
;------ (5) Type of Protection Violation? ---------- ;------ (5) Type of Protection Violation? ----------
; ;
; ProtV Hardware Exception is triggered for Access Faults of 2 types ; ProtV Hardware Exception is triggered for Access Faults of 2 types
; -Access Violaton : 00_23_(00|01|02|03)_00 ; -Access Violation : 00_23_(00|01|02|03)_00
; x r w r+w ; x r w r+w
; -Unaligned Access : 00_23_04_00 ; -Unaligned Access : 00_23_04_00
; ;
@ -327,7 +327,7 @@ END(call_do_page_fault)
.Lrestore_regs: .Lrestore_regs:
# Interrpts are actually disabled from this point on, but will get # Interrupts are actually disabled from this point on, but will get
# reenabled after we return from interrupt/exception. # reenabled after we return from interrupt/exception.
# But irq tracer needs to be told now... # But irq tracer needs to be told now...
TRACE_ASM_IRQ_ENABLE TRACE_ASM_IRQ_ENABLE
@ -335,7 +335,7 @@ END(call_do_page_fault)
lr r10, [status32] lr r10, [status32]
; Restore REG File. In case multiple Events outstanding, ; Restore REG File. In case multiple Events outstanding,
; use the same priorty as rtie: EXCPN, L2 IRQ, L1 IRQ, None ; use the same priority as rtie: EXCPN, L2 IRQ, L1 IRQ, None
; Note that we use realtime STATUS32 (not pt_regs->status32) to ; Note that we use realtime STATUS32 (not pt_regs->status32) to
; decide that. ; decide that.