Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Add support for SB1A CPU.

Browse source 
Signed-Off-By: Andy Isaacson <adi@broadcom.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Andrew Isaacson 2005-10-19 23:56:20 -07:00 committed by Ralf Baechle
parent 4f19f99047
commit 93ce2f524e
5 changed files with 9 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/mips/kernel/cpu-probe.c
View file

@ -623,6 +623,9 @@ static inline void cpu_probe_sibyte(struct cpuinfo_mips *c)
c->options &= ~(MIPS_CPU_FPU | MIPS_CPU_32FPR);
#endif
break;
case PRID_IMP_SB1A:
c->cputype = CPU_SB1A;
break;
}
}

1
arch/mips/kernel/proc.c
View file

@ -56,6 +56,7 @@ static const char *cpu_name[] = {
[CPU_5KC] = "MIPS 5Kc",
[CPU_R4310] = "R4310",
[CPU_SB1] = "SiByte SB1",
[CPU_SB1A] = "SiByte SB1A",
[CPU_TX3912] = "TX3912",
[CPU_TX3922] = "TX3922",
[CPU_TX3927] = "TX3927",

1
arch/mips/mm/tlbex.c
View file

@ -854,6 +854,7 @@ static __init void build_tlb_write_entry(u32 **p, struct label **l,
case CPU_R12000:
case CPU_4KC:
case CPU_SB1:
case CPU_SB1A:
case CPU_4KSC:
case CPU_20KC:
case CPU_25KF:

2
include/asm-mips/addrspace.h
View file

@ -162,7 +162,7 @@
#define TO_PHYS_MASK _LLCONST_(0x000000ffffffffff) /* 2^^40 - 1 */
#endif
#if defined(CONFIG_CPU_SB1)
#if defined(CONFIG_CPU_SB1) || defined(CONFIG_CPU_SB1A)
#define KUSIZE _LLCONST_(0x0000100000000000) /* 2^^44 */
#define KUSIZE_64 _LLCONST_(0x0000100000000000) /* 2^^44 */
#define K0SIZE _LLCONST_(0x0000100000000000) /* 2^^44 */

4
include/asm-mips/cpu.h
View file

@ -93,6 +93,7 @@
*/
#define PRID_IMP_SB1 0x0100
#define PRID_IMP_SB1A 0x1100
/*
* These are the PRID's for when 23:16 == PRID_COMP_SANDCRAFT
@ -194,7 +195,8 @@
#define CPU_AU1200 59
#define CPU_34K 60
#define CPU_PR4450 61
#define CPU_LAST 61
#define CPU_SB1A 62
#define CPU_LAST 62
/*
* ISA Level encodings