Mask and ack CPU interrupts upon initialization. Keep the state
of software interrupts when unmasking. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
38b18f7258
commit
925ddb04c5
1 changed files with 6 additions and 1 deletions
|
@ -3,6 +3,8 @@
|
|||
* Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
|
||||
*
|
||||
* Copyright (C) 2001 Ralf Baechle
|
||||
* Copyright (C) 2005 MIPS Technologies, Inc. All rights reserved.
|
||||
* Author: Maciej W. Rozycki <macro@mips.com>
|
||||
*
|
||||
* This file define the irq handler for MIPS CPU interrupts.
|
||||
*
|
||||
|
@ -37,7 +39,6 @@ static int mips_cpu_irq_base;
|
|||
|
||||
static inline void unmask_mips_irq(unsigned int irq)
|
||||
{
|
||||
clear_c0_cause(0x100 << (irq - mips_cpu_irq_base));
|
||||
set_c0_status(0x100 << (irq - mips_cpu_irq_base));
|
||||
}
|
||||
|
||||
|
@ -107,6 +108,10 @@ void __init mips_cpu_irq_init(int irq_base)
|
|||
{
|
||||
int i;
|
||||
|
||||
/* Mask interrupts. */
|
||||
clear_c0_status(ST0_IM);
|
||||
clear_c0_cause(CAUSEF_IP);
|
||||
|
||||
for (i = irq_base; i < irq_base + 8; i++) {
|
||||
irq_desc[i].status = IRQ_DISABLED;
|
||||
irq_desc[i].action = NULL;
|
||||
|
|
Loading…
Reference in a new issue