[PATCH] ppc32: fix PQ2 PCI DMA interrupt handling
The bit position in the status register corresponding to the PCI DMA interrupt was incorrect. Additionally, we did not have a define for the PCI DMA interrupt. Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Paul Mackerras <paulus@samba.org>
This commit is contained in:
parent
5e04e7fe77
commit
7f7fda04a6
2 changed files with 2 additions and 1 deletions
|
@ -37,7 +37,7 @@ static u_char irq_to_siureg[] = {
|
|||
static u_char irq_to_siubit[] = {
|
||||
0, 15, 14, 13, 12, 11, 10, 9,
|
||||
8, 7, 6, 5, 4, 3, 2, 1,
|
||||
2, 1, 15, 14, 13, 12, 11, 10,
|
||||
2, 1, 0, 14, 13, 12, 11, 10,
|
||||
9, 8, 7, 6, 5, 4, 3, 0,
|
||||
31, 30, 29, 28, 27, 26, 25, 24,
|
||||
23, 22, 21, 20, 19, 18, 17, 16,
|
||||
|
|
|
@ -389,6 +389,7 @@ extern u64 ppc64_interrupt_controller;
|
|||
#define SIU_INT_TIMER4 ((uint)0x0f + CPM_IRQ_OFFSET)
|
||||
#define SIU_INT_TMCNT ((uint)0x10 + CPM_IRQ_OFFSET)
|
||||
#define SIU_INT_PIT ((uint)0x11 + CPM_IRQ_OFFSET)
|
||||
#define SIU_INT_PCI ((uint)0x12 + CPM_IRQ_OFFSET)
|
||||
#define SIU_INT_IRQ1 ((uint)0x13 + CPM_IRQ_OFFSET)
|
||||
#define SIU_INT_IRQ2 ((uint)0x14 + CPM_IRQ_OFFSET)
|
||||
#define SIU_INT_IRQ3 ((uint)0x15 + CPM_IRQ_OFFSET)
|
||||
|
|
Loading…
Reference in a new issue