[PATCH] make pmtmr_ioport __read_mostly
- written on init only, accessed for every timer read --> __read_mostly - fix broken sentence Signed-off-by: Andreas Mohr <andi@lisas.de> Cc: john stultz <johnstul@us.ibm.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
This commit is contained in:
parent
a275254975
commit
7d622d4794
2 changed files with 3 additions and 3 deletions
|
@ -27,7 +27,7 @@
|
|||
/* The I/O port the PMTMR resides at.
|
||||
* The location is detected during setup_arch(),
|
||||
* in arch/i386/kernel/acpi/boot.c */
|
||||
u32 pmtmr_ioport;
|
||||
u32 pmtmr_ioport __read_mostly;
|
||||
|
||||
/* value of the Power timer at last timer interrupt */
|
||||
static u32 offset_delay;
|
||||
|
|
|
@ -30,7 +30,7 @@
|
|||
* The location is detected during setup_arch(),
|
||||
* in arch/i386/acpi/boot.c
|
||||
*/
|
||||
u32 pmtmr_ioport;
|
||||
u32 pmtmr_ioport __read_mostly;
|
||||
|
||||
#define ACPI_PM_MASK 0xFFFFFF /* limit it to 24 bits */
|
||||
|
||||
|
@ -47,7 +47,7 @@ static cycle_t acpi_pm_read_verified(void)
|
|||
/*
|
||||
* It has been reported that because of various broken
|
||||
* chipsets (ICH4, PIIX4 and PIIX4E) where the ACPI PM clock
|
||||
* source is not latched, so you must read it multiple
|
||||
* source is not latched, you must read it multiple
|
||||
* times to ensure a safe value is read:
|
||||
*/
|
||||
do {
|
||||
|
|
Loading…
Reference in a new issue