Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ALSA: hda/realtek - Restore default value for ALC283

Browse source 
Restore the registers to prevent the abnormal digital power supply
rising ratio/sequence to the codec and causing the incorrect default
codec register restoration during initialization.

Bugzilla: https://bugzilla.kernel.org/show_bug.cgi?id=71861
Signed-off-by: Kailang Yang <kailang@realtek.com>
Cc: <stable@vger.kernel.org>
Signed-off-by: Takashi Iwai <tiwai@suse.de>
This commit is contained in:
Kailang Yang 2014-03-17 13:51:27 +08:00 committed by Takashi Iwai
parent 5e3a227a64
commit 6bd55b04fe
1 changed files with 85 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

85
sound/pci/hda/patch_realtek.c
View file

@ -2786,6 +2786,89 @@ static void alc269_shutup(struct hda_codec *codec)
snd_hda_shutup_pins(codec);
}
static void alc283_restore_default_value(struct hda_codec *codec)
{
int val;
/* Power Down Control */
alc_write_coef_idx(codec, 0x03, 0x0002);
/* FIFO and filter clock */
alc_write_coef_idx(codec, 0x05, 0x0700);
/* DMIC control */
alc_write_coef_idx(codec, 0x07, 0x0200);
/* Analog clock */
val = alc_read_coef_idx(codec, 0x06);
alc_write_coef_idx(codec, 0x06, (val & ~0x00f0) | 0x0);
/* JD */
val = alc_read_coef_idx(codec, 0x08);
alc_write_coef_idx(codec, 0x08, (val & ~0xfffc) | 0x0c2c);
/* JD offset1 */
alc_write_coef_idx(codec, 0x0a, 0xcccc);
/* JD offset2 */
alc_write_coef_idx(codec, 0x0b, 0xcccc);
/* LDO1/2/3, DAC/ADC */
alc_write_coef_idx(codec, 0x0e, 0x6fc0);
/* JD */
val = alc_read_coef_idx(codec, 0x0f);
alc_write_coef_idx(codec, 0x0f, (val & ~0xf800) | 0x1000);
/* Capless */
val = alc_read_coef_idx(codec, 0x10);
alc_write_coef_idx(codec, 0x10, (val & ~0xfc00) | 0x0c00);
/* Class D test 4 */
alc_write_coef_idx(codec, 0x3a, 0x0);
/* IO power down directly */
val = alc_read_coef_idx(codec, 0x0c);
alc_write_coef_idx(codec, 0x0c, (val & ~0xfe00) | 0x0);
/* ANC */
alc_write_coef_idx(codec, 0x22, 0xa0c0);
/* AGC MUX */
val = alc_read_coefex_idx(codec, 0x53, 0x01);
alc_write_coefex_idx(codec, 0x53, 0x01, (val & ~0x000f) | 0x0008);
/* DAC simple content protection */
val = alc_read_coef_idx(codec, 0x1d);
alc_write_coef_idx(codec, 0x1d, (val & ~0x00e0) | 0x0);
/* ADC simple content protection */
val = alc_read_coef_idx(codec, 0x1f);
alc_write_coef_idx(codec, 0x1f, (val & ~0x00e0) | 0x0);
/* DAC ADC Zero Detection */
alc_write_coef_idx(codec, 0x21, 0x8804);
/* PLL */
alc_write_coef_idx(codec, 0x2e, 0x2902);
/* capless control 2 */
alc_write_coef_idx(codec, 0x33, 0xa080);
/* capless control 3 */
alc_write_coef_idx(codec, 0x34, 0x3400);
/* capless control 4 */
alc_write_coef_idx(codec, 0x35, 0x2f3e);
/* capless control 5 */
alc_write_coef_idx(codec, 0x36, 0x0);
/* class D test 2 */
val = alc_read_coef_idx(codec, 0x38);
alc_write_coef_idx(codec, 0x38, (val & ~0x0fff) | 0x0900);
/* class D test 3 */
alc_write_coef_idx(codec, 0x39, 0x110a);
/* class D test 5 */
val = alc_read_coef_idx(codec, 0x3b);
alc_write_coef_idx(codec, 0x3b, (val & ~0x00f8) | 0x00d8);
/* class D test 6 */
alc_write_coef_idx(codec, 0x3c, 0x0014);
/* classD OCP */
alc_write_coef_idx(codec, 0x3d, 0xc2ba);
/* classD pure DC test */
val = alc_read_coef_idx(codec, 0x42);
alc_write_coef_idx(codec, 0x42, (val & ~0x0f80) | 0x0);
/* test mode */
alc_write_coef_idx(codec, 0x49, 0x0);
/* Class D DC enable */
val = alc_read_coef_idx(codec, 0x40);
alc_write_coef_idx(codec, 0x40, (val & ~0xf800) | 0x9800);
/* DC offset */
val = alc_read_coef_idx(codec, 0x42);
alc_write_coef_idx(codec, 0x42, (val & ~0xf000) | 0x2000);
/* Class D amp control */
alc_write_coef_idx(codec, 0x37, 0xfc06);
}
static void alc283_init(struct hda_codec *codec)
{
struct alc_spec *spec = codec->spec;
@ -2793,6 +2876,8 @@ static void alc283_init(struct hda_codec *codec)
bool hp_pin_sense;
int val;
alc283_restore_default_value(codec);
if (!hp_pin)
return;
hp_pin_sense = snd_hda_jack_detect(codec, hp_pin);