[ALSA] ice1712 - Fix wrong register value for DMX 6FIRE
I have just discovered I made an error in the register value set in 'Limit dmx6fire to 6 dacs' patch (bug1472). The value set should be '2a' not '0a' as in the original patch, which unintentionally disables the 2nd MPU 401 UART. Signed-off-by: Alan Horstmann <gineera@aspect135.co.uk> Signed-off-by: Takashi Iwai <tiwai@suse.de>
This commit is contained in:
parent
c04d092bde
commit
6285ae1df1
1 changed files with 1 additions and 1 deletions
|
@ -2402,7 +2402,7 @@ static int __devinit snd_ice1712_chip_init(struct snd_ice1712 *ice)
|
||||||
if (ice->eeprom.subvendor == ICE1712_SUBDEVICE_DMX6FIRE && !ice->dxr_enable) {
|
if (ice->eeprom.subvendor == ICE1712_SUBDEVICE_DMX6FIRE && !ice->dxr_enable) {
|
||||||
/* Limit active ADCs and DACs to 6; */
|
/* Limit active ADCs and DACs to 6; */
|
||||||
/* Note: DXR extension not supported */
|
/* Note: DXR extension not supported */
|
||||||
pci_write_config_byte(ice->pci, 0x60, 0x0a);
|
pci_write_config_byte(ice->pci, 0x60, 0x2a);
|
||||||
} else {
|
} else {
|
||||||
pci_write_config_byte(ice->pci, 0x60, ice->eeprom.data[ICE_EEP1_CODEC]);
|
pci_write_config_byte(ice->pci, 0x60, ice->eeprom.data[ICE_EEP1_CODEC]);
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in a new issue