amd64_edac: add F10h-and-later methods-p2
Borislav: - fix a wrong negation in f10_determine_base_addr_offset() - fix a wrong mask in f10_determine_base_addr_offset() which should select DctSelBaseAddr[31:11] and not [31:16] as it was before - remove StinkyIdentifiers, trivially simplify code. - fix/cleanup comments - fix function return value patterns Reviewed-by: Mauro Carvalho Chehab <mchehab@redhat.com> Signed-off-by: Doug Thompson <dougthompson@xmission.com> Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
This commit is contained in:
Doug Thompson
Borislav Petkov
parent
1afd3c98b5
commit
6163b5d4fb
1 changed files with 196 additions and 0 deletions
|
|
@ -1367,3 +1367,199 @@ static void f10_read_dram_base_limit(struct amd64_pvt *pvt, int dram)
|
|||
pvt->dram_limit[dram] =
|
||||
((((u64) high_limit << 32) + (u64) low_limit) << 8) | (0xFF);
|
||||
}
|
||||
|
||||
static void f10_read_dram_ctl_register(struct amd64_pvt *pvt)
|
||||
{
|
||||
int err = 0;
|
||||
|
||||
err = pci_read_config_dword(pvt->dram_f2_ctl, F10_DCTL_SEL_LOW,
|
||||
&pvt->dram_ctl_select_low);
|
||||
if (err) {
|
||||
debugf0("Reading F10_DCTL_SEL_LOW failed\n");
|
||||
} else {
|
||||
debugf0("DRAM_DCTL_SEL_LOW=0x%x DctSelBaseAddr=0x%x\n",
|
||||
pvt->dram_ctl_select_low, dct_sel_baseaddr(pvt));
|
||||
|
||||
debugf0(" DRAM DCTs are=%s DRAM Is=%s DRAM-Ctl-"
|
||||
"sel-hi-range=%s\n",
|
||||
(dct_ganging_enabled(pvt) ? "GANGED" : "NOT GANGED"),
|
||||
(dct_dram_enabled(pvt) ? "Enabled" : "Disabled"),
|
||||
(dct_high_range_enabled(pvt) ? "Enabled" : "Disabled"));
|
||||
|
||||
debugf0(" DctDatIntLv=%s MemCleared=%s DctSelIntLvAddr=0x%x\n",
|
||||
(dct_data_intlv_enabled(pvt) ? "Enabled" : "Disabled"),
|
||||
(dct_memory_cleared(pvt) ? "True " : "False "),
|
||||
dct_sel_interleave_addr(pvt));
|
||||
}
|
||||
|
||||
err = pci_read_config_dword(pvt->dram_f2_ctl, F10_DCTL_SEL_HIGH,
|
||||
&pvt->dram_ctl_select_high);
|
||||
if (err)
|
||||
debugf0("Reading F10_DCTL_SEL_HIGH failed\n");
|
||||
}
|
||||
|
||||
static u32 f10_determine_channel(struct amd64_pvt *pvt, u64 sys_addr,
|
||||
int hi_range_sel, u32 intlv_en)
|
||||
{
|
||||
u32 cs, temp, dct_sel_high = (pvt->dram_ctl_select_low >> 1) & 1;
|
||||
|
||||
if (dct_ganging_enabled(pvt))
|
||||
cs = 0;
|
||||
else if (hi_range_sel)
|
||||
cs = dct_sel_high;
|
||||
else if (dct_interleave_enabled(pvt)) {
|
||||
if (dct_sel_interleave_addr(pvt) == 0)
|
||||
cs = sys_addr >> 6 & 1;
|
||||
else if ((dct_sel_interleave_addr(pvt) >> 1) & 1) {
|
||||
temp = hweight_long((u32) ((sys_addr >> 16) & 0x1F)) % 2;
|
||||
|
||||
if (dct_sel_interleave_addr(pvt) & 1)
|
||||
cs = (sys_addr >> 9 & 1) ^ temp;
|
||||
else
|
||||
cs = (sys_addr >> 6 & 1) ^ temp;
|
||||
} else if (intlv_en & 4)
|
||||
cs = sys_addr >> 15 & 1;
|
||||
else if (intlv_en & 2)
|
||||
cs = sys_addr >> 14 & 1;
|
||||
else if (intlv_en & 1)
|
||||
cs = sys_addr >> 13 & 1;
|
||||
else
|
||||
cs = sys_addr >> 12 & 1;
|
||||
} else if (dct_high_range_enabled(pvt) && !dct_ganging_enabled(pvt))
|
||||
cs = ~dct_sel_high & 1;
|
||||
else
|
||||
cs = 0;
|
||||
|
||||
return cs;
|
||||
}
|
||||
|
||||
static inline u32 f10_map_intlv_en_to_shift(u32 intlv_en)
|
||||
{
|
||||
if (intlv_en == 1)
|
||||
return 1;
|
||||
else if (intlv_en == 3)
|
||||
return 2;
|
||||
else if (intlv_en == 7)
|
||||
return 3;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline u64 f10_determine_base_addr_offset(u64 sys_addr, int hi_range_sel,
|
||||
u32 dct_sel_base_addr,
|
||||
u64 dct_sel_base_off,
|
||||
u32 hole_en, u32 hole_off,
|
||||
u64 dram_base)
|
||||
{
|
||||
u64 chan_off;
|
||||
|
||||
if (hi_range_sel) {
|
||||
if (!(dct_sel_base_addr & 0xFFFFF800) &&
|
||||
(hole_en & 1) && (sys_addr >= 0x100000000ULL))
|
||||
chan_off = hole_off << 16;
|
||||
else
|
||||
chan_off = dct_sel_base_off;
|
||||
} else {
|
||||
if ((hole_en & 1) && (sys_addr >= 0x100000000ULL))
|
||||
chan_off = hole_off << 16;
|
||||
else
|
||||
chan_off = dram_base & 0xFFFFF8000000ULL;
|
||||
}
|
||||
|
||||
return (sys_addr & 0x0000FFFFFFFFFFC0ULL) -
|
||||
(chan_off & 0x0000FFFFFF800000ULL);
|
||||
}
|
||||
|
||||
/* Hack for the time being - Can we get this from BIOS?? */
|
||||
#define CH0SPARE_RANK 0
|
||||
#define CH1SPARE_RANK 1
|
||||
|
||||
/*
|
||||
* checks if the csrow passed in is marked as SPARED, if so returns the new
|
||||
* spare row
|
||||
*/
|
||||
static inline int f10_process_possible_spare(int csrow,
|
||||
u32 cs, struct amd64_pvt *pvt)
|
||||
{
|
||||
u32 swap_done;
|
||||
u32 bad_dram_cs;
|
||||
|
||||
/* Depending on channel, isolate respective SPARING info */
|
||||
if (cs) {
|
||||
swap_done = F10_ONLINE_SPARE_SWAPDONE1(pvt->online_spare);
|
||||
bad_dram_cs = F10_ONLINE_SPARE_BADDRAM_CS1(pvt->online_spare);
|
||||
if (swap_done && (csrow == bad_dram_cs))
|
||||
csrow = CH1SPARE_RANK;
|
||||
} else {
|
||||
swap_done = F10_ONLINE_SPARE_SWAPDONE0(pvt->online_spare);
|
||||
bad_dram_cs = F10_ONLINE_SPARE_BADDRAM_CS0(pvt->online_spare);
|
||||
if (swap_done && (csrow == bad_dram_cs))
|
||||
csrow = CH0SPARE_RANK;
|
||||
}
|
||||
return csrow;
|
||||
}
|
||||
|
||||
/*
|
||||
* Iterate over the DRAM DCT "base" and "mask" registers looking for a
|
||||
* SystemAddr match on the specified 'ChannelSelect' and 'NodeID'
|
||||
*
|
||||
* Return:
|
||||
* -EINVAL: NOT FOUND
|
||||
* 0..csrow = Chip-Select Row
|
||||
*/
|
||||
static int f10_lookup_addr_in_dct(u32 in_addr, u32 nid, u32 cs)
|
||||
{
|
||||
struct mem_ctl_info *mci;
|
||||
struct amd64_pvt *pvt;
|
||||
u32 cs_base, cs_mask;
|
||||
int cs_found = -EINVAL;
|
||||
int csrow;
|
||||
|
||||
mci = mci_lookup[nid];
|
||||
if (!mci)
|
||||
return cs_found;
|
||||
|
||||
pvt = mci->pvt_info;
|
||||
|
||||
debugf1("InputAddr=0x%x channelselect=%d\n", in_addr, cs);
|
||||
|
||||
for (csrow = 0; csrow < CHIPSELECT_COUNT; csrow++) {
|
||||
|
||||
cs_base = amd64_get_dct_base(pvt, cs, csrow);
|
||||
if (!(cs_base & K8_DCSB_CS_ENABLE))
|
||||
continue;
|
||||
|
||||
/*
|
||||
* We have an ENABLED CSROW, Isolate just the MASK bits of the
|
||||
* target: [28:19] and [13:5], which map to [36:27] and [21:13]
|
||||
* of the actual address.
|
||||
*/
|
||||
cs_base &= REV_F_F1Xh_DCSB_BASE_BITS;
|
||||
|
||||
/*
|
||||
* Get the DCT Mask, and ENABLE the reserved bits: [18:16] and
|
||||
* [4:0] to become ON. Then mask off bits [28:0] ([36:8])
|
||||
*/
|
||||
cs_mask = amd64_get_dct_mask(pvt, cs, csrow);
|
||||
|
||||
debugf1(" CSROW=%d CSBase=0x%x RAW CSMask=0x%x\n",
|
||||
csrow, cs_base, cs_mask);
|
||||
|
||||
cs_mask = (cs_mask | 0x0007C01F) & 0x1FFFFFFF;
|
||||
|
||||
debugf1(" Final CSMask=0x%x\n", cs_mask);
|
||||
debugf1(" (InputAddr & ~CSMask)=0x%x "
|
||||
"(CSBase & ~CSMask)=0x%x\n",
|
||||
(in_addr & ~cs_mask), (cs_base & ~cs_mask));
|
||||
|
||||
if ((in_addr & ~cs_mask) == (cs_base & ~cs_mask)) {
|
||||
cs_found = f10_process_possible_spare(csrow, cs, pvt);
|
||||
|
||||
debugf1(" MATCH csrow=%d\n", cs_found);
|
||||
break;
|
||||
}
|
||||
}
|
||||
return cs_found;
|
||||
}
|
||||
|
||||
|
||||
|
|
|
|||
Loading…
Reference in a new issue