Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

drm/i915: Add new vGPU cap info bit VGT_CAPS_HUGE_GTT

Browse source 
This adds a new vGPU cap info bit VGT_CAPS_HUGE_GTT, which is to detect
whether the host supports shadowing of huge gtt pages. If host does
support it, remove the page sizes restriction for vGPU.

Signed-off-by: Changbin Du <changbin.du@intel.com>
Reviewed-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Signed-off-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1525770425-5373-1-git-send-email-changbin.du@intel.com
This commit is contained in:
Changbin Du 2018-05-08 17:07:05 +08:00 committed by Joonas Lahtinen
parent 6ceb727717
commit 52b2416ceb
3 changed files with 9 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
drivers/gpu/drm/i915/i915_gem.c
View file

@ -5409,12 +5409,8 @@ int i915_gem_init(struct drm_i915_private *dev_priv)
{ {
int ret; int ret;
/* /* We need to fallback to 4K pages if host doesn't support huge gtt. */
* We need to fallback to 4K pages since gvt gtt handling doesn't if (intel_vgpu_active(dev_priv) && !intel_vgpu_has_huge_gtt(dev_priv))
* support huge page entries - we will need to check either hypervisor
* mm can support huge guest page or just do emulation in gvt.
*/
if (intel_vgpu_active(dev_priv))
mkwrite_device_info(dev_priv)->page_sizes = mkwrite_device_info(dev_priv)->page_sizes =
I915_GTT_PAGE_SIZE_4K; I915_GTT_PAGE_SIZE_4K;

1
drivers/gpu/drm/i915/i915_pvinfo.h
View file

@ -54,6 +54,7 @@ enum vgt_g2v_type {
*/ */
#define VGT_CAPS_FULL_48BIT_PPGTT BIT(2) #define VGT_CAPS_FULL_48BIT_PPGTT BIT(2)
#define VGT_CAPS_HWSP_EMULATION BIT(3) #define VGT_CAPS_HWSP_EMULATION BIT(3)
#define VGT_CAPS_HUGE_GTT BIT(4)
struct vgt_if { struct vgt_if {
u64 magic; /* VGT_MAGIC */ u64 magic; /* VGT_MAGIC */

6
drivers/gpu/drm/i915/i915_vgpu.h
View file

@ -36,6 +36,12 @@ intel_vgpu_has_hwsp_emulation(struct drm_i915_private *dev_priv)
return dev_priv->vgpu.caps & VGT_CAPS_HWSP_EMULATION; return dev_priv->vgpu.caps & VGT_CAPS_HWSP_EMULATION;
} }
static inline bool
intel_vgpu_has_huge_gtt(struct drm_i915_private *dev_priv)
{
return dev_priv->vgpu.caps & VGT_CAPS_HUGE_GTT;
}
int intel_vgt_balloon(struct drm_i915_private *dev_priv); int intel_vgt_balloon(struct drm_i915_private *dev_priv);
void intel_vgt_deballoon(struct drm_i915_private *dev_priv); void intel_vgt_deballoon(struct drm_i915_private *dev_priv);