usb: musb: avoid FADDR read access
This is part of the workaround for AM35x advisory Advisory 1.1.20. The advisory says that the IPSS bridge can't handle 8 & 16 bit read access. An 8bit read access to FADDR results in an 32bit read access which also reads INTRTX and therefore may lose interrupts. This patch removes any reads to FADDR as they are not really required. Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de> Signed-off-by: Felipe Balbi <balbi@ti.com>
This commit is contained in:
parent
b11e94d037
commit
515ba29cd7
2 changed files with 3 additions and 6 deletions
|
@ -2154,10 +2154,9 @@ __acquires(musb->lock)
|
|||
u8 devctl = musb_readb(mbase, MUSB_DEVCTL);
|
||||
u8 power;
|
||||
|
||||
dev_dbg(musb->controller, "<== %s addr=%x driver '%s'\n",
|
||||
dev_dbg(musb->controller, "<== %s driver '%s'\n",
|
||||
(devctl & MUSB_DEVCTL_BDEVICE)
|
||||
? "B-Device" : "A-Device",
|
||||
musb_readb(mbase, MUSB_FADDR),
|
||||
musb->gadget_driver
|
||||
? musb->gadget_driver->driver.name
|
||||
: NULL
|
||||
|
|
|
@ -673,10 +673,8 @@ irqreturn_t musb_g_ep0_irq(struct musb *musb)
|
|||
csr = musb_readw(regs, MUSB_CSR0);
|
||||
len = musb_readb(regs, MUSB_COUNT0);
|
||||
|
||||
dev_dbg(musb->controller, "csr %04x, count %d, myaddr %d, ep0stage %s\n",
|
||||
csr, len,
|
||||
musb_readb(mbase, MUSB_FADDR),
|
||||
decode_ep0stage(musb->ep0_state));
|
||||
dev_dbg(musb->controller, "csr %04x, count %d, ep0stage %s\n",
|
||||
csr, len, decode_ep0stage(musb->ep0_state));
|
||||
|
||||
if (csr & MUSB_CSR0_P_DATAEND) {
|
||||
/*
|
||||
|
|
Loading…
Add table
Reference in a new issue