staging: sm750fb: Remove unnecessary blank lines.
Removed multiple blank lines, which are not required. This patch fixes the following check patch issues: CHECK: Please don't use multiple blank lines Signed-off-by: Varsha Rao <rvarsha016@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Varsha Rao
Greg Kroah-Hartman
parent
47c565ea8d
commit
4e7f31c0d4
7 changed files with 0 additions and 26 deletions
|
|
@ -12,7 +12,6 @@
|
|||
#define PNL_2_PRI ((0 << PNL_2_OFFSET) | PNL_2_USAGE)
|
||||
#define PNL_2_SEC ((2 << PNL_2_OFFSET) | PNL_2_USAGE)
|
||||
|
||||
|
||||
/*
|
||||
* primary timing & plane enable bit
|
||||
* 1: 80000[8] & 80000[2] on
|
||||
|
|
@ -24,7 +23,6 @@
|
|||
#define PRI_TP_ON ((0x1 << PRI_TP_OFFSET) | PRI_TP_USAGE)
|
||||
#define PRI_TP_OFF ((0x0 << PRI_TP_OFFSET) | PRI_TP_USAGE)
|
||||
|
||||
|
||||
/*
|
||||
* panel sequency status
|
||||
* 80000[27:24]
|
||||
|
|
@ -66,7 +64,6 @@
|
|||
#define CRT_2_PRI ((0x0 << CRT_2_OFFSET) | CRT_2_USAGE)
|
||||
#define CRT_2_SEC ((0x2 << CRT_2_OFFSET) | CRT_2_USAGE)
|
||||
|
||||
|
||||
/*
|
||||
* DAC affect both DVI and DSUB
|
||||
* 4[20]
|
||||
|
|
@ -87,8 +84,6 @@
|
|||
#define DPMS_OFF ((3 << DPMS_OFFSET) | DPMS_USAGE)
|
||||
#define DPMS_ON ((0 << DPMS_OFFSET) | DPMS_USAGE)
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* LCD1 means panel path TFT1 & panel path DVI (so enable DAC)
|
||||
* CRT means crt path DSUB
|
||||
|
|
|
|||
|
|
@ -5,7 +5,6 @@
|
|||
#include "ddk750_dvi.h"
|
||||
#include "ddk750_sii164.h"
|
||||
|
||||
|
||||
/*
|
||||
* This global variable contains all the supported driver and its corresponding
|
||||
* function API. Please set the function pointer to NULL whenever the function
|
||||
|
|
@ -30,7 +29,6 @@ static dvi_ctrl_device_t g_dcftSupportedDviController[] = {
|
|||
#endif
|
||||
};
|
||||
|
||||
|
||||
int dviInit(
|
||||
unsigned char edgeSelect,
|
||||
unsigned char busSelect,
|
||||
|
|
@ -56,5 +54,3 @@ int dviInit(
|
|||
}
|
||||
|
||||
#endif
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -71,8 +71,6 @@ static unsigned long displayControlAdjust_SM750LE(mode_parameter_t *pModeParam,
|
|||
return dispControl;
|
||||
}
|
||||
|
||||
|
||||
|
||||
/* only timing related registers will be programed */
|
||||
static int programModeRegisters(mode_parameter_t *pModeParam,
|
||||
struct pll_value *pll)
|
||||
|
|
@ -112,7 +110,6 @@ static int programModeRegisters(mode_parameter_t *pModeParam,
|
|||
((pModeParam->vertical_sync_start - 1) &
|
||||
CRT_VERTICAL_SYNC_START_MASK));
|
||||
|
||||
|
||||
tmp = DISPLAY_CTRL_TIMING | DISPLAY_CTRL_PLANE;
|
||||
if (pModeParam->vertical_sync_polarity)
|
||||
tmp |= DISPLAY_CTRL_VSYNC_PHASE;
|
||||
|
|
@ -219,5 +216,3 @@ int ddk750_setModeTiming(mode_parameter_t *parm, clock_type_t clock)
|
|||
programModeRegisters(parm, &pll);
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -9,7 +9,6 @@ typedef enum _spolarity_t {
|
|||
}
|
||||
spolarity_t;
|
||||
|
||||
|
||||
typedef struct _mode_parameter_t {
|
||||
/* Horizontal timing. */
|
||||
unsigned long horizontal_total;
|
||||
|
|
@ -37,5 +36,4 @@ mode_parameter_t;
|
|||
|
||||
int ddk750_setModeTiming(mode_parameter_t *, clock_type_t);
|
||||
|
||||
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -24,7 +24,6 @@ static unsigned int get_power_mode(void)
|
|||
return peek32(POWER_MODE_CTRL) & POWER_MODE_CTRL_MODE_MASK;
|
||||
}
|
||||
|
||||
|
||||
/*
|
||||
* SM50x can operate in one of three modes: 0, 1 or Sleep.
|
||||
* On hardware reset, power mode 0 is default.
|
||||
|
|
@ -80,8 +79,6 @@ void sm750_set_current_gate(unsigned int gate)
|
|||
poke32(MODE0_GATE, gate);
|
||||
}
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* This function enable/disable the 2D engine.
|
||||
*/
|
||||
|
|
@ -145,5 +142,3 @@ void sm750_enable_i2c(unsigned int enable)
|
|||
|
||||
sm750_set_current_gate(gate);
|
||||
}
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -38,5 +38,4 @@ void sm750_enable_gpio(unsigned int enable);
|
|||
*/
|
||||
void sm750_enable_i2c(unsigned int enable);
|
||||
|
||||
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -532,7 +532,6 @@
|
|||
#define GPIO_INTERRUPT_STATUS_26 BIT(17)
|
||||
#define GPIO_INTERRUPT_STATUS_25 BIT(16)
|
||||
|
||||
|
||||
#define PANEL_DISPLAY_CTRL 0x080000
|
||||
#define PANEL_DISPLAY_CTRL_RESERVED_MASK 0xc0f08000
|
||||
#define PANEL_DISPLAY_CTRL_SELECT_SHIFT 28
|
||||
|
|
@ -1279,7 +1278,6 @@
|
|||
#define I2C_DATA14 0x010052
|
||||
#define I2C_DATA15 0x010053
|
||||
|
||||
|
||||
#define ZV0_CAPTURE_CTRL 0x090000
|
||||
#define ZV0_CAPTURE_CTRL_FIELD_INPUT BIT(27)
|
||||
#define ZV0_CAPTURE_CTRL_SCAN BIT(26)
|
||||
|
|
@ -1445,7 +1443,6 @@
|
|||
#define DEFAULT_I2C_SCL 30
|
||||
#define DEFAULT_I2C_SDA 31
|
||||
|
||||
|
||||
#define GPIO_DATA_SM750LE 0x020018
|
||||
#define GPIO_DATA_SM750LE_1 BIT(1)
|
||||
#define GPIO_DATA_SM750LE_0 BIT(0)
|
||||
|
|
@ -1454,5 +1451,4 @@
|
|||
#define GPIO_DATA_DIRECTION_SM750LE_1 BIT(1)
|
||||
#define GPIO_DATA_DIRECTION_SM750LE_0 BIT(0)
|
||||
|
||||
|
||||
#endif
|
||||
|
|
|
|||
Loading…
Reference in a new issue