[MIPS] Malta: Fix off by one bug in interrupt handler.
Fairly cosmetic as it would only affect VSMP / SMTC kernels that don't use vectored interrupts. Found by Beth. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
6440fcfc62
commit
48d480b0bd
1 changed files with 1 additions and 1 deletions
|
@ -256,7 +256,7 @@ asmlinkage void plat_irq_dispatch(void)
|
|||
|
||||
if (irq == MIPSCPU_INT_I8259A)
|
||||
malta_hw0_irqdispatch();
|
||||
else if (irq > 0)
|
||||
else if (irq >= 0)
|
||||
do_IRQ(MIPS_CPU_IRQ_BASE + irq);
|
||||
else
|
||||
spurious_interrupt();
|
||||
|
|
Loading…
Reference in a new issue