clk: ux500: Register rng clock lookups for u8500
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Mike Turquette <mturquette@linaro.org>
This commit is contained in:
parent
4a0ae7befc
commit
44d6453a87
1 changed files with 2 additions and 1 deletions
|
@ -378,6 +378,7 @@ void u8500_clk_init(void)
|
|||
|
||||
clk = clk_reg_prcc_pclk("p6_pclk0", "per6clk", U8500_CLKRST6_BASE,
|
||||
BIT(0), 0);
|
||||
clk_register_clkdev(clk, "apb_pclk", "rng");
|
||||
|
||||
clk = clk_reg_prcc_pclk("p6_pclk1", "per6clk", U8500_CLKRST6_BASE,
|
||||
BIT(1), 0);
|
||||
|
@ -518,5 +519,5 @@ void u8500_clk_init(void)
|
|||
/* Periph6 */
|
||||
clk = clk_reg_prcc_kclk("p3_rng_kclk", "rngclk",
|
||||
U8500_CLKRST6_BASE, BIT(0), CLK_SET_RATE_GATE);
|
||||
|
||||
clk_register_clkdev(clk, NULL, "rng");
|
||||
}
|
||||
|
|
Loading…
Add table
Reference in a new issue