[POWERPC] spufs: fix class0 interrupt assignment
The class zero interrupt handling for spus was confusing alignment and error interrupts, so swap them. Signed-off-by: Arnd Bergmann <arnd.bergmann@de.ibm.com> Signed-off-by: Paul Mackerras <paulus@samba.org>
This commit is contained in:
parent
4da30d15b6
commit
2cd90bc8fb
1 changed files with 4 additions and 4 deletions
|
@ -168,12 +168,12 @@ spu_irq_class_0_bottom(struct spu *spu)
|
|||
|
||||
stat &= mask;
|
||||
|
||||
if (stat & 1) /* invalid MFC DMA */
|
||||
__spu_trap_invalid_dma(spu);
|
||||
|
||||
if (stat & 2) /* invalid DMA alignment */
|
||||
if (stat & 1) /* invalid DMA alignment */
|
||||
__spu_trap_dma_align(spu);
|
||||
|
||||
if (stat & 2) /* invalid MFC DMA */
|
||||
__spu_trap_invalid_dma(spu);
|
||||
|
||||
if (stat & 4) /* error on SPU */
|
||||
__spu_trap_error(spu);
|
||||
|
||||
|
|
Loading…
Reference in a new issue