EDAC, layerscape: Allow building for LS1021A
The LS1021A has a memory controller supported by this driver. It builds just fine, and I've done some rudimentary testing using the error injection facility, which suggests that it is indeed working. Signed-off-by: Rasmus Villemoes <rasmus.villemoes@prevas.dk> Acked-by: York Sun <york.sun@nxp.com> Cc: Alexander Stein <alexander.stein@systec-electronic.com> Cc: linux-edac <linux-edac@vger.kernel.org> Link: http://lkml.kernel.org/r/20180220150912.2954-1-rasmus.villemoes@prevas.dk Signed-off-by: Borislav Petkov <bp@suse.de>
This commit is contained in:
parent
bf8486709a
commit
28dd6726e7
1 changed files with 1 additions and 1 deletions
|
@ -254,7 +254,7 @@ config EDAC_MPC85XX
|
|||
|
||||
config EDAC_LAYERSCAPE
|
||||
tristate "Freescale Layerscape DDR"
|
||||
depends on ARCH_LAYERSCAPE
|
||||
depends on ARCH_LAYERSCAPE || SOC_LS1021A
|
||||
help
|
||||
Support for error detection and correction on Freescale memory
|
||||
controllers on Layerscape SoCs.
|
||||
|
|
Loading…
Reference in a new issue