[TG3]: Add AMD K8 to list of write-reorder chipsets.
Thanks to Andy Stewart for the report and testing debug patches from Michael Chan. Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
67e6b62921
commit
1cbf07478b
2 changed files with 6 additions and 3 deletions
|
@ -67,8 +67,8 @@
|
||||||
|
|
||||||
#define DRV_MODULE_NAME "tg3"
|
#define DRV_MODULE_NAME "tg3"
|
||||||
#define PFX DRV_MODULE_NAME ": "
|
#define PFX DRV_MODULE_NAME ": "
|
||||||
#define DRV_MODULE_VERSION "3.39"
|
#define DRV_MODULE_VERSION "3.40"
|
||||||
#define DRV_MODULE_RELDATE "September 5, 2005"
|
#define DRV_MODULE_RELDATE "September 15, 2005"
|
||||||
|
|
||||||
#define TG3_DEF_MAC_MODE 0
|
#define TG3_DEF_MAC_MODE 0
|
||||||
#define TG3_DEF_RX_MODE 0
|
#define TG3_DEF_RX_MODE 0
|
||||||
|
@ -9271,6 +9271,8 @@ static int __devinit tg3_get_invariants(struct tg3 *tp)
|
||||||
static struct pci_device_id write_reorder_chipsets[] = {
|
static struct pci_device_id write_reorder_chipsets[] = {
|
||||||
{ PCI_DEVICE(PCI_VENDOR_ID_AMD,
|
{ PCI_DEVICE(PCI_VENDOR_ID_AMD,
|
||||||
PCI_DEVICE_ID_AMD_FE_GATE_700C) },
|
PCI_DEVICE_ID_AMD_FE_GATE_700C) },
|
||||||
|
{ PCI_DEVICE(PCI_VENDOR_ID_AMD,
|
||||||
|
PCI_DEVICE_ID_AMD_K8_NB) },
|
||||||
{ },
|
{ },
|
||||||
};
|
};
|
||||||
u32 misc_ctrl_reg;
|
u32 misc_ctrl_reg;
|
||||||
|
@ -9285,7 +9287,7 @@ static int __devinit tg3_get_invariants(struct tg3 *tp)
|
||||||
tp->tg3_flags2 |= TG3_FLG2_SUN_570X;
|
tp->tg3_flags2 |= TG3_FLG2_SUN_570X;
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/* If we have an AMD 762 chipset, write
|
/* If we have an AMD 762 or K8 chipset, write
|
||||||
* reordering to the mailbox registers done by the host
|
* reordering to the mailbox registers done by the host
|
||||||
* controller can cause major troubles. We read back from
|
* controller can cause major troubles. We read back from
|
||||||
* every mailbox register write to force the writes to be
|
* every mailbox register write to force the writes to be
|
||||||
|
|
|
@ -491,6 +491,7 @@
|
||||||
#define PCI_DEVICE_ID_AMI_MEGARAID2 0x9060
|
#define PCI_DEVICE_ID_AMI_MEGARAID2 0x9060
|
||||||
|
|
||||||
#define PCI_VENDOR_ID_AMD 0x1022
|
#define PCI_VENDOR_ID_AMD 0x1022
|
||||||
|
#define PCI_DEVICE_ID_AMD_K8_NB 0x1100
|
||||||
#define PCI_DEVICE_ID_AMD_LANCE 0x2000
|
#define PCI_DEVICE_ID_AMD_LANCE 0x2000
|
||||||
#define PCI_DEVICE_ID_AMD_LANCE_HOME 0x2001
|
#define PCI_DEVICE_ID_AMD_LANCE_HOME 0x2001
|
||||||
#define PCI_DEVICE_ID_AMD_SCSI 0x2020
|
#define PCI_DEVICE_ID_AMD_SCSI 0x2020
|
||||||
|
|
Loading…
Reference in a new issue