2009-01-03 15:23:10 -07:00
|
|
|
/*
|
2011-03-28 14:01:24 -06:00
|
|
|
* Copyright (C) 2008-2011 Freescale Semiconductor, Inc. All rights reserved.
|
2009-01-03 15:23:10 -07:00
|
|
|
*
|
|
|
|
* Author: Yu Liu, yu.liu@freescale.com
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* This file is based on arch/powerpc/kvm/44x_tlb.c,
|
|
|
|
* by Hollis Blanchard <hollisb@us.ibm.com>.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License, version 2, as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
#include <linux/kernel.h>
|
2009-01-03 15:23:10 -07:00
|
|
|
#include <linux/types.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 02:04:11 -06:00
|
|
|
#include <linux/slab.h>
|
2009-01-03 15:23:10 -07:00
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/kvm.h>
|
|
|
|
#include <linux/kvm_host.h>
|
|
|
|
#include <linux/highmem.h>
|
2011-08-18 14:25:21 -06:00
|
|
|
#include <linux/log2.h>
|
|
|
|
#include <linux/uaccess.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <linux/rwsem.h>
|
|
|
|
#include <linux/vmalloc.h>
|
2011-09-19 17:31:48 -06:00
|
|
|
#include <linux/hugetlb.h>
|
2009-01-03 15:23:10 -07:00
|
|
|
#include <asm/kvm_ppc.h>
|
|
|
|
#include <asm/kvm_e500.h>
|
|
|
|
|
2009-01-14 09:47:38 -07:00
|
|
|
#include "../mm/mmu_decl.h"
|
2009-01-03 15:23:10 -07:00
|
|
|
#include "e500_tlb.h"
|
2009-06-18 08:47:27 -06:00
|
|
|
#include "trace.h"
|
2011-03-28 14:01:24 -06:00
|
|
|
#include "timing.h"
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
#define to_htlb1_esel(esel) (host_tlb_params[1].entries - (esel) - 1)
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
struct id {
|
|
|
|
unsigned long val;
|
|
|
|
struct id **pentry;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define NUM_TIDS 256
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This table provide mappings from:
|
|
|
|
* (guestAS,guestTID,guestPR) --> ID of physical cpu
|
|
|
|
* guestAS [0..1]
|
|
|
|
* guestTID [0..255]
|
|
|
|
* guestPR [0..1]
|
|
|
|
* ID [1..255]
|
|
|
|
* Each vcpu keeps one vcpu_id_table.
|
|
|
|
*/
|
|
|
|
struct vcpu_id_table {
|
|
|
|
struct id id[2][NUM_TIDS][2];
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This table provide reversed mappings of vcpu_id_table:
|
|
|
|
* ID --> address of vcpu_id_table item.
|
|
|
|
* Each physical core has one pcpu_id_table.
|
|
|
|
*/
|
|
|
|
struct pcpu_id_table {
|
|
|
|
struct id *entry[NUM_TIDS];
|
|
|
|
};
|
|
|
|
|
|
|
|
static DEFINE_PER_CPU(struct pcpu_id_table, pcpu_sids);
|
|
|
|
|
|
|
|
/* This variable keeps last used shadow ID on local core.
|
|
|
|
* The valid range of shadow ID is [1..255] */
|
|
|
|
static DEFINE_PER_CPU(unsigned long, pcpu_last_used_sid);
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static struct kvmppc_e500_tlb_params host_tlb_params[E500_TLB_NUM];
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
static struct kvm_book3e_206_tlb_entry *get_entry(
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500, int tlbsel, int entry)
|
|
|
|
{
|
|
|
|
int offset = vcpu_e500->gtlb_offset[tlbsel];
|
|
|
|
return &vcpu_e500->gtlb_arch[offset + entry];
|
|
|
|
}
|
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
/*
|
|
|
|
* Allocate a free shadow id and setup a valid sid mapping in given entry.
|
|
|
|
* A mapping is only valid when vcpu_id_table and pcpu_id_table are match.
|
|
|
|
*
|
|
|
|
* The caller must have preemption disabled, and keep it that way until
|
|
|
|
* it has finished with the returned shadow id (either written into the
|
|
|
|
* TLB or arch.shadow_pid, or discarded).
|
|
|
|
*/
|
|
|
|
static inline int local_sid_setup_one(struct id *entry)
|
|
|
|
{
|
|
|
|
unsigned long sid;
|
|
|
|
int ret = -1;
|
|
|
|
|
|
|
|
sid = ++(__get_cpu_var(pcpu_last_used_sid));
|
|
|
|
if (sid < NUM_TIDS) {
|
|
|
|
__get_cpu_var(pcpu_sids).entry[sid] = entry;
|
|
|
|
entry->val = sid;
|
|
|
|
entry->pentry = &__get_cpu_var(pcpu_sids).entry[sid];
|
|
|
|
ret = sid;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If sid == NUM_TIDS, we've run out of sids. We return -1, and
|
|
|
|
* the caller will invalidate everything and start over.
|
|
|
|
*
|
|
|
|
* sid > NUM_TIDS indicates a race, which we disable preemption to
|
|
|
|
* avoid.
|
|
|
|
*/
|
|
|
|
WARN_ON(sid > NUM_TIDS);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Check if given entry contain a valid shadow id mapping.
|
|
|
|
* An ID mapping is considered valid only if
|
|
|
|
* both vcpu and pcpu know this mapping.
|
|
|
|
*
|
|
|
|
* The caller must have preemption disabled, and keep it that way until
|
|
|
|
* it has finished with the returned shadow id (either written into the
|
|
|
|
* TLB or arch.shadow_pid, or discarded).
|
|
|
|
*/
|
|
|
|
static inline int local_sid_lookup(struct id *entry)
|
|
|
|
{
|
|
|
|
if (entry && entry->val != 0 &&
|
|
|
|
__get_cpu_var(pcpu_sids).entry[entry->val] == entry &&
|
|
|
|
entry->pentry == &__get_cpu_var(pcpu_sids).entry[entry->val])
|
|
|
|
return entry->val;
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:16 -06:00
|
|
|
/* Invalidate all id mappings on local core -- call with preempt disabled */
|
2011-06-14 17:35:14 -06:00
|
|
|
static inline void local_sid_destroy_all(void)
|
|
|
|
{
|
|
|
|
__get_cpu_var(pcpu_last_used_sid) = 0;
|
|
|
|
memset(&__get_cpu_var(pcpu_sids), 0, sizeof(__get_cpu_var(pcpu_sids)));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void *kvmppc_e500_id_table_alloc(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
vcpu_e500->idt = kzalloc(sizeof(struct vcpu_id_table), GFP_KERNEL);
|
|
|
|
return vcpu_e500->idt;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void kvmppc_e500_id_table_free(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
kfree(vcpu_e500->idt);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Invalidate all mappings on vcpu */
|
|
|
|
static void kvmppc_e500_id_table_reset_all(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
memset(vcpu_e500->idt, 0, sizeof(struct vcpu_id_table));
|
|
|
|
|
|
|
|
/* Update shadow pid when mappings are changed */
|
|
|
|
kvmppc_e500_recalc_shadow_pid(vcpu_e500);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Invalidate one ID mapping on vcpu */
|
|
|
|
static inline void kvmppc_e500_id_table_reset_one(
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
int as, int pid, int pr)
|
|
|
|
{
|
|
|
|
struct vcpu_id_table *idt = vcpu_e500->idt;
|
|
|
|
|
|
|
|
BUG_ON(as >= 2);
|
|
|
|
BUG_ON(pid >= NUM_TIDS);
|
|
|
|
BUG_ON(pr >= 2);
|
|
|
|
|
|
|
|
idt->id[as][pid][pr].val = 0;
|
|
|
|
idt->id[as][pid][pr].pentry = NULL;
|
|
|
|
|
|
|
|
/* Update shadow pid when mappings are changed */
|
|
|
|
kvmppc_e500_recalc_shadow_pid(vcpu_e500);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Map guest (vcpu,AS,ID,PR) to physical core shadow id.
|
|
|
|
* This function first lookup if a valid mapping exists,
|
|
|
|
* if not, then creates a new one.
|
|
|
|
*
|
|
|
|
* The caller must have preemption disabled, and keep it that way until
|
|
|
|
* it has finished with the returned shadow id (either written into the
|
|
|
|
* TLB or arch.shadow_pid, or discarded).
|
|
|
|
*/
|
|
|
|
static unsigned int kvmppc_e500_get_sid(struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
unsigned int as, unsigned int gid,
|
|
|
|
unsigned int pr, int avoid_recursion)
|
|
|
|
{
|
|
|
|
struct vcpu_id_table *idt = vcpu_e500->idt;
|
|
|
|
int sid;
|
|
|
|
|
|
|
|
BUG_ON(as >= 2);
|
|
|
|
BUG_ON(gid >= NUM_TIDS);
|
|
|
|
BUG_ON(pr >= 2);
|
|
|
|
|
|
|
|
sid = local_sid_lookup(&idt->id[as][gid][pr]);
|
|
|
|
|
|
|
|
while (sid <= 0) {
|
|
|
|
/* No mapping yet */
|
|
|
|
sid = local_sid_setup_one(&idt->id[as][gid][pr]);
|
|
|
|
if (sid <= 0) {
|
|
|
|
_tlbil_all();
|
|
|
|
local_sid_destroy_all();
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Update shadow pid when mappings are changed */
|
|
|
|
if (!avoid_recursion)
|
|
|
|
kvmppc_e500_recalc_shadow_pid(vcpu_e500);
|
|
|
|
}
|
|
|
|
|
|
|
|
return sid;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Map guest pid to shadow.
|
|
|
|
* We use PID to keep shadow of current guest non-zero PID,
|
|
|
|
* and use PID1 to keep shadow of guest zero PID.
|
|
|
|
* So that guest tlbe with TID=0 can be accessed at any time */
|
|
|
|
void kvmppc_e500_recalc_shadow_pid(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
preempt_disable();
|
|
|
|
vcpu_e500->vcpu.arch.shadow_pid = kvmppc_e500_get_sid(vcpu_e500,
|
|
|
|
get_cur_as(&vcpu_e500->vcpu),
|
|
|
|
get_cur_pid(&vcpu_e500->vcpu),
|
|
|
|
get_cur_pr(&vcpu_e500->vcpu), 1);
|
|
|
|
vcpu_e500->vcpu.arch.shadow_pid1 = kvmppc_e500_get_sid(vcpu_e500,
|
|
|
|
get_cur_as(&vcpu_e500->vcpu), 0,
|
|
|
|
get_cur_pr(&vcpu_e500->vcpu), 1);
|
|
|
|
preempt_enable();
|
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static inline unsigned int gtlb0_get_next_victim(
|
2009-01-03 15:23:10 -07:00
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
unsigned int victim;
|
|
|
|
|
2011-06-14 17:34:59 -06:00
|
|
|
victim = vcpu_e500->gtlb_nv[0]++;
|
2011-08-18 14:25:21 -06:00
|
|
|
if (unlikely(vcpu_e500->gtlb_nv[0] >= vcpu_e500->gtlb_params[0].ways))
|
2011-06-14 17:34:59 -06:00
|
|
|
vcpu_e500->gtlb_nv[0] = 0;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return victim;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline unsigned int tlb1_max_shadow_size(void)
|
|
|
|
{
|
2011-06-14 17:34:41 -06:00
|
|
|
/* reserve one entry for magic page */
|
2011-08-18 14:25:18 -06:00
|
|
|
return host_tlb_params[1].entries - tlbcam_index - 1;
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
static inline int tlbe_is_writable(struct kvm_book3e_206_tlb_entry *tlbe)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
return tlbe->mas7_3 & (MAS3_SW|MAS3_UW);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline u32 e500_shadow_mas3_attrib(u32 mas3, int usermode)
|
|
|
|
{
|
|
|
|
/* Mask off reserved bits. */
|
|
|
|
mas3 &= MAS3_ATTRIB_MASK;
|
|
|
|
|
|
|
|
if (!usermode) {
|
|
|
|
/* Guest is in supervisor mode,
|
|
|
|
* so we need to translate guest
|
|
|
|
* supervisor permissions into user permissions. */
|
|
|
|
mas3 &= ~E500_TLB_USER_PERM_MASK;
|
|
|
|
mas3 |= (mas3 & E500_TLB_SUPER_PERM_MASK) << 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return mas3 | E500_TLB_SUPER_PERM_MASK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u32 e500_shadow_mas2_attrib(u32 mas2, int usermode)
|
|
|
|
{
|
2009-03-17 02:57:46 -06:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
return (mas2 & MAS2_ATTRIB_MASK) | MAS2_M;
|
|
|
|
#else
|
2009-01-03 15:23:10 -07:00
|
|
|
return mas2 & MAS2_ATTRIB_MASK;
|
2009-03-17 02:57:46 -06:00
|
|
|
#endif
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* writing shadow tlb entry to host TLB
|
|
|
|
*/
|
2011-08-18 14:25:21 -06:00
|
|
|
static inline void __write_host_tlbe(struct kvm_book3e_206_tlb_entry *stlbe,
|
|
|
|
uint32_t mas0)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-06-14 17:34:35 -06:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
mtspr(SPRN_MAS0, mas0);
|
2009-01-03 15:23:10 -07:00
|
|
|
mtspr(SPRN_MAS1, stlbe->mas1);
|
2011-08-18 14:25:21 -06:00
|
|
|
mtspr(SPRN_MAS2, (unsigned long)stlbe->mas2);
|
|
|
|
mtspr(SPRN_MAS3, (u32)stlbe->mas7_3);
|
|
|
|
mtspr(SPRN_MAS7, (u32)(stlbe->mas7_3 >> 32));
|
2011-06-14 17:34:35 -06:00
|
|
|
asm volatile("isync; tlbwe" : : : "memory");
|
|
|
|
local_irq_restore(flags);
|
2011-12-20 07:42:56 -07:00
|
|
|
|
|
|
|
trace_kvm_booke206_stlb_write(mas0, stlbe->mas8, stlbe->mas1,
|
|
|
|
stlbe->mas2, stlbe->mas7_3);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-11-29 03:40:23 -07:00
|
|
|
/*
|
|
|
|
* Acquire a mas0 with victim hint, as if we just took a TLB miss.
|
|
|
|
*
|
|
|
|
* We don't care about the address we're searching for, other than that it's
|
|
|
|
* in the right set and is not present in the TLB. Using a zero PID and a
|
|
|
|
* userspace address means we don't have to set and then restore MAS5, or
|
|
|
|
* calculate a proper MAS6 value.
|
|
|
|
*/
|
|
|
|
static u32 get_host_mas0(unsigned long eaddr)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
u32 mas0;
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
mtspr(SPRN_MAS6, 0);
|
|
|
|
asm volatile("tlbsx 0, %0" : : "b" (eaddr & ~CONFIG_PAGE_OFFSET));
|
|
|
|
mas0 = mfspr(SPRN_MAS0);
|
|
|
|
local_irq_restore(flags);
|
|
|
|
|
|
|
|
return mas0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* sesel is for tlb1 only */
|
2009-01-03 15:23:10 -07:00
|
|
|
static inline void write_host_tlbe(struct kvmppc_vcpu_e500 *vcpu_e500,
|
2011-11-29 03:40:23 -07:00
|
|
|
int tlbsel, int sesel, struct kvm_book3e_206_tlb_entry *stlbe)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-11-29 03:40:23 -07:00
|
|
|
u32 mas0;
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
if (tlbsel == 0) {
|
2011-11-29 03:40:23 -07:00
|
|
|
mas0 = get_host_mas0(stlbe->mas2);
|
|
|
|
__write_host_tlbe(stlbe, mas0);
|
2009-01-03 15:23:10 -07:00
|
|
|
} else {
|
2011-06-14 17:34:35 -06:00
|
|
|
__write_host_tlbe(stlbe,
|
|
|
|
MAS0_TLBSEL(1) |
|
2011-11-29 03:40:23 -07:00
|
|
|
MAS0_ESEL(to_htlb1_esel(sesel)));
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-06-14 17:34:41 -06:00
|
|
|
void kvmppc_map_magic(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2011-06-14 17:35:14 -06:00
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry magic;
|
2011-06-14 17:34:41 -06:00
|
|
|
ulong shared_page = ((ulong)vcpu->arch.shared) & PAGE_MASK;
|
2011-06-14 17:35:14 -06:00
|
|
|
unsigned int stid;
|
2011-06-14 17:34:41 -06:00
|
|
|
pfn_t pfn;
|
|
|
|
|
|
|
|
pfn = (pfn_t)virt_to_phys((void *)shared_page) >> PAGE_SHIFT;
|
|
|
|
get_page(pfn_to_page(pfn));
|
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
preempt_disable();
|
|
|
|
stid = kvmppc_e500_get_sid(vcpu_e500, 0, 0, 0, 0);
|
|
|
|
|
|
|
|
magic.mas1 = MAS1_VALID | MAS1_TS | MAS1_TID(stid) |
|
2011-06-14 17:34:41 -06:00
|
|
|
MAS1_TSIZE(BOOK3E_PAGESZ_4K);
|
|
|
|
magic.mas2 = vcpu->arch.magic_page_ea | MAS2_M;
|
2011-08-18 14:25:21 -06:00
|
|
|
magic.mas7_3 = ((u64)pfn << PAGE_SHIFT) |
|
|
|
|
MAS3_SW | MAS3_SR | MAS3_UW | MAS3_UR;
|
2011-12-20 07:42:56 -07:00
|
|
|
magic.mas8 = 0;
|
2011-06-14 17:34:41 -06:00
|
|
|
|
|
|
|
__write_host_tlbe(&magic, MAS0_TLBSEL(1) | MAS0_ESEL(tlbcam_index));
|
2011-06-14 17:35:14 -06:00
|
|
|
preempt_enable();
|
2011-06-14 17:34:41 -06:00
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
void kvmppc_e500_tlb_load(struct kvm_vcpu *vcpu, int cpu)
|
|
|
|
{
|
2011-06-14 17:35:14 -06:00
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
|
|
|
|
/* Shadow PID may be expired on local core */
|
|
|
|
kvmppc_e500_recalc_shadow_pid(vcpu_e500);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
void kvmppc_e500_tlb_put(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2011-06-14 17:35:14 -06:00
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static void inval_gtlbe_on_host(struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
int tlbsel, int esel)
|
2011-06-14 17:35:14 -06:00
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe =
|
|
|
|
get_entry(vcpu_e500, tlbsel, esel);
|
2011-06-14 17:35:14 -06:00
|
|
|
struct vcpu_id_table *idt = vcpu_e500->idt;
|
|
|
|
unsigned int pr, tid, ts, pid;
|
|
|
|
u32 val, eaddr;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
ts = get_tlb_ts(gtlbe);
|
|
|
|
tid = get_tlb_tid(gtlbe);
|
|
|
|
|
|
|
|
preempt_disable();
|
|
|
|
|
|
|
|
/* One guest ID may be mapped to two shadow IDs */
|
|
|
|
for (pr = 0; pr < 2; pr++) {
|
|
|
|
/*
|
|
|
|
* The shadow PID can have a valid mapping on at most one
|
|
|
|
* host CPU. In the common case, it will be valid on this
|
|
|
|
* CPU, in which case (for TLB0) we do a local invalidation
|
|
|
|
* of the specific address.
|
|
|
|
*
|
|
|
|
* If the shadow PID is not valid on the current host CPU, or
|
|
|
|
* if we're invalidating a TLB1 entry, we invalidate the
|
|
|
|
* entire shadow PID.
|
|
|
|
*/
|
|
|
|
if (tlbsel == 1 ||
|
|
|
|
(pid = local_sid_lookup(&idt->id[ts][tid][pr])) <= 0) {
|
|
|
|
kvmppc_e500_id_table_reset_one(vcpu_e500, ts, tid, pr);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The guest is invalidating a TLB0 entry which is in a PID
|
|
|
|
* that has a valid shadow mapping on this host CPU. We
|
|
|
|
* search host TLB0 to invalidate it's shadow TLB entry,
|
|
|
|
* similar to __tlbil_va except that we need to look in AS1.
|
|
|
|
*/
|
|
|
|
val = (pid << MAS6_SPID_SHIFT) | MAS6_SAS;
|
|
|
|
eaddr = get_tlb_eaddr(gtlbe);
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
|
|
|
|
mtspr(SPRN_MAS6, val);
|
|
|
|
asm volatile("tlbsx 0, %[eaddr]" : : [eaddr] "r" (eaddr));
|
|
|
|
val = mfspr(SPRN_MAS1);
|
|
|
|
if (val & MAS1_VALID) {
|
|
|
|
mtspr(SPRN_MAS1, val & ~MAS1_VALID);
|
|
|
|
asm volatile("tlbwe");
|
|
|
|
}
|
|
|
|
|
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
preempt_enable();
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static int tlb0_set_base(gva_t addr, int sets, int ways)
|
|
|
|
{
|
|
|
|
int set_base;
|
|
|
|
|
|
|
|
set_base = (addr >> PAGE_SHIFT) & (sets - 1);
|
|
|
|
set_base *= ways;
|
|
|
|
|
|
|
|
return set_base;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int gtlb0_set_base(struct kvmppc_vcpu_e500 *vcpu_e500, gva_t addr)
|
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
return tlb0_set_base(addr, vcpu_e500->gtlb_params[0].sets,
|
|
|
|
vcpu_e500->gtlb_params[0].ways);
|
2011-08-18 14:25:18 -06:00
|
|
|
}
|
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
static unsigned int get_tlb_esel(struct kvm_vcpu *vcpu, int tlbsel)
|
2011-08-18 14:25:18 -06:00
|
|
|
{
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
int esel = get_tlb_esel_bit(vcpu);
|
2011-08-18 14:25:18 -06:00
|
|
|
|
|
|
|
if (tlbsel == 0) {
|
2011-08-18 14:25:21 -06:00
|
|
|
esel &= vcpu_e500->gtlb_params[0].ways - 1;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
esel += gtlb0_set_base(vcpu_e500, vcpu->arch.shared->mas2);
|
2011-08-18 14:25:18 -06:00
|
|
|
} else {
|
2011-08-18 14:25:21 -06:00
|
|
|
esel &= vcpu_e500->gtlb_params[tlbsel].entries - 1;
|
2011-08-18 14:25:18 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
return esel;
|
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
/* Search the guest TLB for a matching entry. */
|
|
|
|
static int kvmppc_e500_tlb_index(struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
gva_t eaddr, int tlbsel, unsigned int pid, int as)
|
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
int size = vcpu_e500->gtlb_params[tlbsel].entries;
|
|
|
|
unsigned int set_base, offset;
|
2009-01-03 15:23:10 -07:00
|
|
|
int i;
|
|
|
|
|
2011-06-14 17:35:20 -06:00
|
|
|
if (tlbsel == 0) {
|
2011-08-18 14:25:18 -06:00
|
|
|
set_base = gtlb0_set_base(vcpu_e500, eaddr);
|
2011-08-18 14:25:21 -06:00
|
|
|
size = vcpu_e500->gtlb_params[0].ways;
|
2011-06-14 17:35:20 -06:00
|
|
|
} else {
|
|
|
|
set_base = 0;
|
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
offset = vcpu_e500->gtlb_offset[tlbsel];
|
|
|
|
|
2011-06-14 17:35:20 -06:00
|
|
|
for (i = 0; i < size; i++) {
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *tlbe =
|
|
|
|
&vcpu_e500->gtlb_arch[offset + set_base + i];
|
2009-01-03 15:23:10 -07:00
|
|
|
unsigned int tid;
|
|
|
|
|
|
|
|
if (eaddr < get_tlb_eaddr(tlbe))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
if (eaddr > get_tlb_end(tlbe))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
tid = get_tlb_tid(tlbe);
|
|
|
|
if (tid && (tid != pid))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
if (!get_tlb_v(tlbe))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
if (get_tlb_ts(tlbe) != as && as != -1)
|
|
|
|
continue;
|
|
|
|
|
2011-06-14 17:35:20 -06:00
|
|
|
return set_base + i;
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static inline void kvmppc_e500_ref_setup(struct tlbe_ref *ref,
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe,
|
2011-08-18 14:25:18 -06:00
|
|
|
pfn_t pfn)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-08-18 14:25:18 -06:00
|
|
|
ref->pfn = pfn;
|
|
|
|
ref->flags = E500_TLB_VALID;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-06-14 17:34:59 -06:00
|
|
|
if (tlbe_is_writable(gtlbe))
|
2011-08-18 14:25:18 -06:00
|
|
|
ref->flags |= E500_TLB_DIRTY;
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static inline void kvmppc_e500_ref_release(struct tlbe_ref *ref)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-08-18 14:25:18 -06:00
|
|
|
if (ref->flags & E500_TLB_VALID) {
|
|
|
|
if (ref->flags & E500_TLB_DIRTY)
|
|
|
|
kvm_release_pfn_dirty(ref->pfn);
|
2011-06-14 17:34:59 -06:00
|
|
|
else
|
2011-08-18 14:25:18 -06:00
|
|
|
kvm_release_pfn_clean(ref->pfn);
|
|
|
|
|
|
|
|
ref->flags = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void clear_tlb_privs(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
int tlbsel = 0;
|
|
|
|
int i;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
for (i = 0; i < vcpu_e500->gtlb_params[tlbsel].entries; i++) {
|
2011-08-18 14:25:18 -06:00
|
|
|
struct tlbe_ref *ref =
|
|
|
|
&vcpu_e500->gtlb_priv[tlbsel][i].ref;
|
|
|
|
kvmppc_e500_ref_release(ref);
|
2011-06-14 17:34:59 -06:00
|
|
|
}
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
static void clear_tlb_refs(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
int stlbsel = 1;
|
|
|
|
int i;
|
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
kvmppc_e500_id_table_reset_all(vcpu_e500);
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
for (i = 0; i < host_tlb_params[stlbsel].entries; i++) {
|
|
|
|
struct tlbe_ref *ref =
|
|
|
|
&vcpu_e500->tlb_refs[stlbsel][i];
|
|
|
|
kvmppc_e500_ref_release(ref);
|
|
|
|
}
|
|
|
|
|
|
|
|
clear_tlb_privs(vcpu_e500);
|
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
static inline void kvmppc_e500_deliver_tlb_miss(struct kvm_vcpu *vcpu,
|
|
|
|
unsigned int eaddr, int as)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
unsigned int victim, pidsel, tsized;
|
|
|
|
int tlbsel;
|
|
|
|
|
2009-01-14 09:47:37 -07:00
|
|
|
/* since we only have two TLBs, only lower bit is used. */
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
tlbsel = (vcpu->arch.shared->mas4 >> 28) & 0x1;
|
2011-08-18 14:25:18 -06:00
|
|
|
victim = (tlbsel == 0) ? gtlb0_get_next_victim(vcpu_e500) : 0;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
pidsel = (vcpu->arch.shared->mas4 >> 16) & 0xf;
|
|
|
|
tsized = (vcpu->arch.shared->mas4 >> 7) & 0x1f;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas0 = MAS0_TLBSEL(tlbsel) | MAS0_ESEL(victim)
|
2011-06-14 17:34:59 -06:00
|
|
|
| MAS0_NV(vcpu_e500->gtlb_nv[tlbsel]);
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas1 = MAS1_VALID | (as ? MAS1_TS : 0)
|
2009-01-03 15:23:10 -07:00
|
|
|
| MAS1_TID(vcpu_e500->pid[pidsel])
|
|
|
|
| MAS1_TSIZE(tsized);
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas2 = (eaddr & MAS2_EPN)
|
|
|
|
| (vcpu->arch.shared->mas4 & MAS2_ATTRIB_MASK);
|
|
|
|
vcpu->arch.shared->mas7_3 &= MAS3_U0 | MAS3_U1 | MAS3_U2 | MAS3_U3;
|
|
|
|
vcpu->arch.shared->mas6 = (vcpu->arch.shared->mas6 & MAS6_SPID1)
|
2009-01-03 15:23:10 -07:00
|
|
|
| (get_cur_pid(vcpu) << 16)
|
|
|
|
| (as ? MAS6_SAS : 0);
|
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:14 -06:00
|
|
|
/* TID must be supplied by the caller */
|
2011-08-18 14:25:21 -06:00
|
|
|
static inline void kvmppc_e500_setup_stlbe(
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe,
|
|
|
|
int tsize, struct tlbe_ref *ref, u64 gvaddr,
|
|
|
|
struct kvm_book3e_206_tlb_entry *stlbe)
|
2011-06-14 17:34:59 -06:00
|
|
|
{
|
2011-08-18 14:25:18 -06:00
|
|
|
pfn_t pfn = ref->pfn;
|
|
|
|
|
|
|
|
BUG_ON(!(ref->flags & E500_TLB_VALID));
|
2011-06-14 17:34:59 -06:00
|
|
|
|
|
|
|
/* Force TS=1 IPROT=0 for all guest mappings. */
|
2011-08-18 14:25:14 -06:00
|
|
|
stlbe->mas1 = MAS1_TSIZE(tsize) | MAS1_TS | MAS1_VALID;
|
2011-06-14 17:34:59 -06:00
|
|
|
stlbe->mas2 = (gvaddr & MAS2_EPN)
|
|
|
|
| e500_shadow_mas2_attrib(gtlbe->mas2,
|
|
|
|
vcpu_e500->vcpu.arch.shared->msr & MSR_PR);
|
2011-08-18 14:25:21 -06:00
|
|
|
stlbe->mas7_3 = ((u64)pfn << PAGE_SHIFT)
|
|
|
|
| e500_shadow_mas3_attrib(gtlbe->mas7_3,
|
2011-06-14 17:34:59 -06:00
|
|
|
vcpu_e500->vcpu.arch.shared->msr & MSR_PR);
|
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
static inline void kvmppc_e500_shadow_map(struct kvmppc_vcpu_e500 *vcpu_e500,
|
2011-08-18 14:25:21 -06:00
|
|
|
u64 gvaddr, gfn_t gfn, struct kvm_book3e_206_tlb_entry *gtlbe,
|
2011-11-29 03:40:23 -07:00
|
|
|
int tlbsel, struct kvm_book3e_206_tlb_entry *stlbe,
|
2011-08-18 14:25:21 -06:00
|
|
|
struct tlbe_ref *ref)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-06-14 17:34:39 -06:00
|
|
|
struct kvm_memory_slot *slot;
|
|
|
|
unsigned long pfn, hva;
|
|
|
|
int pfnmap = 0;
|
|
|
|
int tsize = BOOK3E_PAGESZ_4K;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-06-14 17:34:37 -06:00
|
|
|
/*
|
|
|
|
* Translate guest physical to true physical, acquiring
|
|
|
|
* a page reference if it is normal, non-reserved memory.
|
2011-06-14 17:34:39 -06:00
|
|
|
*
|
|
|
|
* gfn_to_memslot() must succeed because otherwise we wouldn't
|
|
|
|
* have gotten this far. Eventually we should just pass the slot
|
|
|
|
* pointer through from the first lookup.
|
2011-06-14 17:34:37 -06:00
|
|
|
*/
|
2011-06-14 17:34:39 -06:00
|
|
|
slot = gfn_to_memslot(vcpu_e500->vcpu.kvm, gfn);
|
|
|
|
hva = gfn_to_hva_memslot(slot, gfn);
|
|
|
|
|
|
|
|
if (tlbsel == 1) {
|
|
|
|
struct vm_area_struct *vma;
|
|
|
|
down_read(¤t->mm->mmap_sem);
|
|
|
|
|
|
|
|
vma = find_vma(current->mm, hva);
|
|
|
|
if (vma && hva >= vma->vm_start &&
|
|
|
|
(vma->vm_flags & VM_PFNMAP)) {
|
|
|
|
/*
|
|
|
|
* This VMA is a physically contiguous region (e.g.
|
|
|
|
* /dev/mem) that bypasses normal Linux page
|
|
|
|
* management. Find the overlap between the
|
|
|
|
* vma and the memslot.
|
|
|
|
*/
|
|
|
|
|
|
|
|
unsigned long start, end;
|
|
|
|
unsigned long slot_start, slot_end;
|
|
|
|
|
|
|
|
pfnmap = 1;
|
|
|
|
|
|
|
|
start = vma->vm_pgoff;
|
|
|
|
end = start +
|
|
|
|
((vma->vm_end - vma->vm_start) >> PAGE_SHIFT);
|
|
|
|
|
|
|
|
pfn = start + ((hva - vma->vm_start) >> PAGE_SHIFT);
|
|
|
|
|
|
|
|
slot_start = pfn - (gfn - slot->base_gfn);
|
|
|
|
slot_end = slot_start + slot->npages;
|
|
|
|
|
|
|
|
if (start < slot_start)
|
|
|
|
start = slot_start;
|
|
|
|
if (end > slot_end)
|
|
|
|
end = slot_end;
|
|
|
|
|
|
|
|
tsize = (gtlbe->mas1 & MAS1_TSIZE_MASK) >>
|
|
|
|
MAS1_TSIZE_SHIFT;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* e500 doesn't implement the lowest tsize bit,
|
|
|
|
* or 1K pages.
|
|
|
|
*/
|
|
|
|
tsize = max(BOOK3E_PAGESZ_4K, tsize & ~1);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Now find the largest tsize (up to what the guest
|
|
|
|
* requested) that will cover gfn, stay within the
|
|
|
|
* range, and for which gfn and pfn are mutually
|
|
|
|
* aligned.
|
|
|
|
*/
|
|
|
|
|
|
|
|
for (; tsize > BOOK3E_PAGESZ_4K; tsize -= 2) {
|
|
|
|
unsigned long gfn_start, gfn_end, tsize_pages;
|
|
|
|
tsize_pages = 1 << (tsize - 2);
|
|
|
|
|
|
|
|
gfn_start = gfn & ~(tsize_pages - 1);
|
|
|
|
gfn_end = gfn_start + tsize_pages;
|
|
|
|
|
|
|
|
if (gfn_start + pfn - gfn < start)
|
|
|
|
continue;
|
|
|
|
if (gfn_end + pfn - gfn > end)
|
|
|
|
continue;
|
|
|
|
if ((gfn & (tsize_pages - 1)) !=
|
|
|
|
(pfn & (tsize_pages - 1)))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
gvaddr &= ~((tsize_pages << PAGE_SHIFT) - 1);
|
|
|
|
pfn &= ~(tsize_pages - 1);
|
|
|
|
break;
|
|
|
|
}
|
2011-09-19 17:31:48 -06:00
|
|
|
} else if (vma && hva >= vma->vm_start &&
|
|
|
|
(vma->vm_flags & VM_HUGETLB)) {
|
|
|
|
unsigned long psize = vma_kernel_pagesize(vma);
|
|
|
|
|
|
|
|
tsize = (gtlbe->mas1 & MAS1_TSIZE_MASK) >>
|
|
|
|
MAS1_TSIZE_SHIFT;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Take the largest page size that satisfies both host
|
|
|
|
* and guest mapping
|
|
|
|
*/
|
|
|
|
tsize = min(__ilog2(psize) - 10, tsize);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* e500 doesn't implement the lowest tsize bit,
|
|
|
|
* or 1K pages.
|
|
|
|
*/
|
|
|
|
tsize = max(BOOK3E_PAGESZ_4K, tsize & ~1);
|
2011-06-14 17:34:39 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
up_read(¤t->mm->mmap_sem);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (likely(!pfnmap)) {
|
2011-09-19 17:31:48 -06:00
|
|
|
unsigned long tsize_pages = 1 << (tsize + 10 - PAGE_SHIFT);
|
2011-06-14 17:34:39 -06:00
|
|
|
pfn = gfn_to_pfn_memslot(vcpu_e500->vcpu.kvm, slot, gfn);
|
|
|
|
if (is_error_pfn(pfn)) {
|
|
|
|
printk(KERN_ERR "Couldn't get real page for gfn %lx!\n",
|
|
|
|
(long)gfn);
|
|
|
|
kvm_release_pfn_clean(pfn);
|
|
|
|
return;
|
|
|
|
}
|
2011-09-19 17:31:48 -06:00
|
|
|
|
|
|
|
/* Align guest and physical address to page map boundaries */
|
|
|
|
pfn &= ~(tsize_pages - 1);
|
|
|
|
gvaddr &= ~((tsize_pages << PAGE_SHIFT) - 1);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
/* Drop old ref and setup new one. */
|
|
|
|
kvmppc_e500_ref_release(ref);
|
|
|
|
kvmppc_e500_ref_setup(ref, gtlbe, pfn);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
kvmppc_e500_setup_stlbe(vcpu_e500, gtlbe, tsize, ref, gvaddr, stlbe);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* XXX only map the one-one case, for now use TLB0 */
|
2011-11-29 03:40:23 -07:00
|
|
|
static void kvmppc_e500_tlb0_map(struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
int esel,
|
|
|
|
struct kvm_book3e_206_tlb_entry *stlbe)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe;
|
2011-08-18 14:25:18 -06:00
|
|
|
struct tlbe_ref *ref;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
gtlbe = get_entry(vcpu_e500, 0, esel);
|
2011-08-18 14:25:18 -06:00
|
|
|
ref = &vcpu_e500->gtlb_priv[0][esel].ref;
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
kvmppc_e500_shadow_map(vcpu_e500, get_tlb_eaddr(gtlbe),
|
|
|
|
get_tlb_raddr(gtlbe) >> PAGE_SHIFT,
|
2011-11-29 03:40:23 -07:00
|
|
|
gtlbe, 0, stlbe, ref);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Caller must ensure that the specified guest TLB entry is safe to insert into
|
|
|
|
* the shadow TLB. */
|
|
|
|
/* XXX for both one-one and one-to-many , for now use TLB1 */
|
|
|
|
static int kvmppc_e500_tlb1_map(struct kvmppc_vcpu_e500 *vcpu_e500,
|
2011-08-18 14:25:21 -06:00
|
|
|
u64 gvaddr, gfn_t gfn, struct kvm_book3e_206_tlb_entry *gtlbe,
|
|
|
|
struct kvm_book3e_206_tlb_entry *stlbe)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-08-18 14:25:18 -06:00
|
|
|
struct tlbe_ref *ref;
|
2009-01-03 15:23:10 -07:00
|
|
|
unsigned int victim;
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
victim = vcpu_e500->host_tlb1_nv++;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
if (unlikely(vcpu_e500->host_tlb1_nv >= tlb1_max_shadow_size()))
|
|
|
|
vcpu_e500->host_tlb1_nv = 0;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
ref = &vcpu_e500->tlb_refs[1][victim];
|
2011-11-29 03:40:23 -07:00
|
|
|
kvmppc_e500_shadow_map(vcpu_e500, gvaddr, gfn, gtlbe, 1, stlbe, ref);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return victim;
|
|
|
|
}
|
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
void kvmppc_mmu_msr_notify(struct kvm_vcpu *vcpu, u32 old_msr)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-06-14 17:35:14 -06:00
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
|
|
|
|
/* Recalc shadow pid since MSR changes */
|
|
|
|
kvmppc_e500_recalc_shadow_pid(vcpu_e500);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-06-14 17:34:59 -06:00
|
|
|
static inline int kvmppc_e500_gtlbe_invalidate(
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500,
|
|
|
|
int tlbsel, int esel)
|
2009-01-03 15:23:10 -07:00
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe =
|
|
|
|
get_entry(vcpu_e500, tlbsel, esel);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
if (unlikely(get_tlb_iprot(gtlbe)))
|
|
|
|
return -1;
|
|
|
|
|
|
|
|
gtlbe->mas1 = 0;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-02-17 01:52:08 -07:00
|
|
|
int kvmppc_e500_emul_mt_mmucsr0(struct kvmppc_vcpu_e500 *vcpu_e500, ulong value)
|
|
|
|
{
|
|
|
|
int esel;
|
|
|
|
|
|
|
|
if (value & MMUCSR0_TLB0FI)
|
2011-08-18 14:25:21 -06:00
|
|
|
for (esel = 0; esel < vcpu_e500->gtlb_params[0].entries; esel++)
|
2009-02-17 01:52:08 -07:00
|
|
|
kvmppc_e500_gtlbe_invalidate(vcpu_e500, 0, esel);
|
|
|
|
if (value & MMUCSR0_TLB1FI)
|
2011-08-18 14:25:21 -06:00
|
|
|
for (esel = 0; esel < vcpu_e500->gtlb_params[1].entries; esel++)
|
2009-02-17 01:52:08 -07:00
|
|
|
kvmppc_e500_gtlbe_invalidate(vcpu_e500, 1, esel);
|
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
/* Invalidate all vcpu id mappings */
|
|
|
|
kvmppc_e500_id_table_reset_all(vcpu_e500);
|
2009-02-17 01:52:08 -07:00
|
|
|
|
|
|
|
return EMULATE_DONE;
|
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
int kvmppc_e500_emul_tlbivax(struct kvm_vcpu *vcpu, int ra, int rb)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
unsigned int ia;
|
|
|
|
int esel, tlbsel;
|
|
|
|
gva_t ea;
|
|
|
|
|
2010-01-07 18:58:01 -07:00
|
|
|
ea = ((ra) ? kvmppc_get_gpr(vcpu, ra) : 0) + kvmppc_get_gpr(vcpu, rb);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
ia = (ea >> 2) & 0x1;
|
|
|
|
|
2009-01-14 09:47:37 -07:00
|
|
|
/* since we only have two TLBs, only lower bit is used. */
|
2009-01-03 15:23:10 -07:00
|
|
|
tlbsel = (ea >> 3) & 0x1;
|
|
|
|
|
|
|
|
if (ia) {
|
|
|
|
/* invalidate all entries */
|
2011-08-18 14:25:21 -06:00
|
|
|
for (esel = 0; esel < vcpu_e500->gtlb_params[tlbsel].entries;
|
|
|
|
esel++)
|
2009-01-03 15:23:10 -07:00
|
|
|
kvmppc_e500_gtlbe_invalidate(vcpu_e500, tlbsel, esel);
|
|
|
|
} else {
|
|
|
|
ea &= 0xfffff000;
|
|
|
|
esel = kvmppc_e500_tlb_index(vcpu_e500, ea, tlbsel,
|
|
|
|
get_cur_pid(vcpu), -1);
|
|
|
|
if (esel >= 0)
|
|
|
|
kvmppc_e500_gtlbe_invalidate(vcpu_e500, tlbsel, esel);
|
|
|
|
}
|
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
/* Invalidate all vcpu id mappings */
|
|
|
|
kvmppc_e500_id_table_reset_all(vcpu_e500);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return EMULATE_DONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
int kvmppc_e500_emul_tlbre(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
int tlbsel, esel;
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
tlbsel = get_tlb_tlbsel(vcpu);
|
|
|
|
esel = get_tlb_esel(vcpu, tlbsel);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
gtlbe = get_entry(vcpu_e500, tlbsel, esel);
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas0 &= ~MAS0_NV(~0);
|
|
|
|
vcpu->arch.shared->mas0 |= MAS0_NV(vcpu_e500->gtlb_nv[tlbsel]);
|
|
|
|
vcpu->arch.shared->mas1 = gtlbe->mas1;
|
|
|
|
vcpu->arch.shared->mas2 = gtlbe->mas2;
|
|
|
|
vcpu->arch.shared->mas7_3 = gtlbe->mas7_3;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return EMULATE_DONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
int kvmppc_e500_emul_tlbsx(struct kvm_vcpu *vcpu, int rb)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
int as = !!get_cur_sas(vcpu);
|
|
|
|
unsigned int pid = get_cur_spid(vcpu);
|
2009-01-03 15:23:10 -07:00
|
|
|
int esel, tlbsel;
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe = NULL;
|
2009-01-03 15:23:10 -07:00
|
|
|
gva_t ea;
|
|
|
|
|
2010-01-07 18:58:01 -07:00
|
|
|
ea = kvmppc_get_gpr(vcpu, rb);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
for (tlbsel = 0; tlbsel < 2; tlbsel++) {
|
|
|
|
esel = kvmppc_e500_tlb_index(vcpu_e500, ea, tlbsel, pid, as);
|
|
|
|
if (esel >= 0) {
|
2011-08-18 14:25:21 -06:00
|
|
|
gtlbe = get_entry(vcpu_e500, tlbsel, esel);
|
2009-01-03 15:23:10 -07:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (gtlbe) {
|
2011-08-18 14:25:23 -06:00
|
|
|
esel &= vcpu_e500->gtlb_params[tlbsel].ways - 1;
|
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas0 = MAS0_TLBSEL(tlbsel) | MAS0_ESEL(esel)
|
2011-06-14 17:34:59 -06:00
|
|
|
| MAS0_NV(vcpu_e500->gtlb_nv[tlbsel]);
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas1 = gtlbe->mas1;
|
|
|
|
vcpu->arch.shared->mas2 = gtlbe->mas2;
|
|
|
|
vcpu->arch.shared->mas7_3 = gtlbe->mas7_3;
|
2009-01-03 15:23:10 -07:00
|
|
|
} else {
|
|
|
|
int victim;
|
|
|
|
|
2009-01-14 09:47:37 -07:00
|
|
|
/* since we only have two TLBs, only lower bit is used. */
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
tlbsel = vcpu->arch.shared->mas4 >> 28 & 0x1;
|
2011-08-18 14:25:18 -06:00
|
|
|
victim = (tlbsel == 0) ? gtlb0_get_next_victim(vcpu_e500) : 0;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas0 = MAS0_TLBSEL(tlbsel)
|
|
|
|
| MAS0_ESEL(victim)
|
2011-06-14 17:34:59 -06:00
|
|
|
| MAS0_NV(vcpu_e500->gtlb_nv[tlbsel]);
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
vcpu->arch.shared->mas1 =
|
|
|
|
(vcpu->arch.shared->mas6 & MAS6_SPID0)
|
|
|
|
| (vcpu->arch.shared->mas6 & (MAS6_SAS ? MAS1_TS : 0))
|
|
|
|
| (vcpu->arch.shared->mas4 & MAS4_TSIZED(~0));
|
|
|
|
vcpu->arch.shared->mas2 &= MAS2_EPN;
|
|
|
|
vcpu->arch.shared->mas2 |= vcpu->arch.shared->mas4 &
|
|
|
|
MAS2_ATTRIB_MASK;
|
|
|
|
vcpu->arch.shared->mas7_3 &= MAS3_U0 | MAS3_U1 |
|
|
|
|
MAS3_U2 | MAS3_U3;
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-03-28 14:01:24 -06:00
|
|
|
kvmppc_set_exit_type(vcpu, EMULATED_TLBSX_EXITS);
|
2009-01-03 15:23:10 -07:00
|
|
|
return EMULATE_DONE;
|
|
|
|
}
|
|
|
|
|
2011-11-29 03:40:23 -07:00
|
|
|
/* sesel is for tlb1 only */
|
2011-08-18 14:25:14 -06:00
|
|
|
static void write_stlbe(struct kvmppc_vcpu_e500 *vcpu_e500,
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe,
|
|
|
|
struct kvm_book3e_206_tlb_entry *stlbe,
|
2011-08-18 14:25:14 -06:00
|
|
|
int stlbsel, int sesel)
|
|
|
|
{
|
|
|
|
int stid;
|
|
|
|
|
|
|
|
preempt_disable();
|
|
|
|
stid = kvmppc_e500_get_sid(vcpu_e500, get_tlb_ts(gtlbe),
|
|
|
|
get_tlb_tid(gtlbe),
|
|
|
|
get_cur_pr(&vcpu_e500->vcpu), 0);
|
|
|
|
|
|
|
|
stlbe->mas1 |= MAS1_TID(stid);
|
|
|
|
write_host_tlbe(vcpu_e500, stlbsel, sesel, stlbe);
|
|
|
|
preempt_enable();
|
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
int kvmppc_e500_emul_tlbwe(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe;
|
2011-06-14 17:34:59 -06:00
|
|
|
int tlbsel, esel;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
tlbsel = get_tlb_tlbsel(vcpu);
|
|
|
|
esel = get_tlb_esel(vcpu, tlbsel);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
gtlbe = get_entry(vcpu_e500, tlbsel, esel);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
if (get_tlb_v(gtlbe))
|
2011-08-18 14:25:18 -06:00
|
|
|
inval_gtlbe_on_host(vcpu_e500, tlbsel, esel);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-08 17:23:30 -07:00
|
|
|
gtlbe->mas1 = vcpu->arch.shared->mas1;
|
|
|
|
gtlbe->mas2 = vcpu->arch.shared->mas2;
|
|
|
|
gtlbe->mas7_3 = vcpu->arch.shared->mas7_3;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-12-20 07:42:56 -07:00
|
|
|
trace_kvm_booke206_gtlb_write(vcpu->arch.shared->mas0, gtlbe->mas1,
|
|
|
|
gtlbe->mas2, gtlbe->mas7_3);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
/* Invalidate shadow mappings for the about-to-be-clobbered TLBE. */
|
|
|
|
if (tlbe_is_host_safe(vcpu, gtlbe)) {
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry stlbe;
|
2011-06-14 17:34:59 -06:00
|
|
|
int stlbsel, sesel;
|
|
|
|
u64 eaddr;
|
|
|
|
u64 raddr;
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
switch (tlbsel) {
|
|
|
|
case 0:
|
|
|
|
/* TLB0 */
|
|
|
|
gtlbe->mas1 &= ~MAS1_TSIZE(~0);
|
2009-06-05 00:54:29 -06:00
|
|
|
gtlbe->mas1 |= MAS1_TSIZE(BOOK3E_PAGESZ_4K);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
stlbsel = 0;
|
2011-11-29 03:40:23 -07:00
|
|
|
kvmppc_e500_tlb0_map(vcpu_e500, esel, &stlbe);
|
|
|
|
sesel = 0; /* unused */
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 1:
|
|
|
|
/* TLB1 */
|
|
|
|
eaddr = get_tlb_eaddr(gtlbe);
|
|
|
|
raddr = get_tlb_raddr(gtlbe);
|
|
|
|
|
|
|
|
/* Create a 4KB mapping on the host.
|
|
|
|
* If the guest wanted a large page,
|
|
|
|
* only the first 4KB is mapped here and the rest
|
|
|
|
* are mapped on the fly. */
|
|
|
|
stlbsel = 1;
|
|
|
|
sesel = kvmppc_e500_tlb1_map(vcpu_e500, eaddr,
|
2011-06-14 17:34:59 -06:00
|
|
|
raddr >> PAGE_SHIFT, gtlbe, &stlbe);
|
2009-01-03 15:23:10 -07:00
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
2011-08-18 14:25:14 -06:00
|
|
|
|
|
|
|
write_stlbe(vcpu_e500, gtlbe, &stlbe, stlbsel, sesel);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
2011-03-28 14:01:24 -06:00
|
|
|
kvmppc_set_exit_type(vcpu, EMULATED_TLBWE_EXITS);
|
2009-01-03 15:23:10 -07:00
|
|
|
return EMULATE_DONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
int kvmppc_mmu_itlb_index(struct kvm_vcpu *vcpu, gva_t eaddr)
|
|
|
|
{
|
2010-07-29 06:47:43 -06:00
|
|
|
unsigned int as = !!(vcpu->arch.shared->msr & MSR_IS);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return kvmppc_e500_tlb_search(vcpu, eaddr, get_cur_pid(vcpu), as);
|
|
|
|
}
|
|
|
|
|
|
|
|
int kvmppc_mmu_dtlb_index(struct kvm_vcpu *vcpu, gva_t eaddr)
|
|
|
|
{
|
2010-07-29 06:47:43 -06:00
|
|
|
unsigned int as = !!(vcpu->arch.shared->msr & MSR_DS);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return kvmppc_e500_tlb_search(vcpu, eaddr, get_cur_pid(vcpu), as);
|
|
|
|
}
|
|
|
|
|
|
|
|
void kvmppc_mmu_itlb_miss(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2010-07-29 06:47:43 -06:00
|
|
|
unsigned int as = !!(vcpu->arch.shared->msr & MSR_IS);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
kvmppc_e500_deliver_tlb_miss(vcpu, vcpu->arch.pc, as);
|
|
|
|
}
|
|
|
|
|
|
|
|
void kvmppc_mmu_dtlb_miss(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2010-07-29 06:47:43 -06:00
|
|
|
unsigned int as = !!(vcpu->arch.shared->msr & MSR_DS);
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
kvmppc_e500_deliver_tlb_miss(vcpu, vcpu->arch.fault_dear, as);
|
|
|
|
}
|
|
|
|
|
|
|
|
gpa_t kvmppc_mmu_xlate(struct kvm_vcpu *vcpu, unsigned int index,
|
|
|
|
gva_t eaddr)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe;
|
|
|
|
u64 pgmask;
|
|
|
|
|
|
|
|
gtlbe = get_entry(vcpu_e500, tlbsel_of(index), esel_of(index));
|
|
|
|
pgmask = get_tlb_bytes(gtlbe) - 1;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
return get_tlb_raddr(gtlbe) | (eaddr & pgmask);
|
|
|
|
}
|
|
|
|
|
|
|
|
void kvmppc_mmu_destroy(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void kvmppc_mmu_map(struct kvm_vcpu *vcpu, u64 eaddr, gpa_t gpaddr,
|
|
|
|
unsigned int index)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
2011-06-14 17:34:59 -06:00
|
|
|
struct tlbe_priv *priv;
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *gtlbe, stlbe;
|
2009-01-03 15:23:10 -07:00
|
|
|
int tlbsel = tlbsel_of(index);
|
|
|
|
int esel = esel_of(index);
|
|
|
|
int stlbsel, sesel;
|
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
gtlbe = get_entry(vcpu_e500, tlbsel, esel);
|
2011-06-14 17:34:59 -06:00
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
switch (tlbsel) {
|
|
|
|
case 0:
|
|
|
|
stlbsel = 0;
|
2011-11-29 03:40:23 -07:00
|
|
|
sesel = 0; /* unused */
|
2011-08-18 14:25:18 -06:00
|
|
|
priv = &vcpu_e500->gtlb_priv[tlbsel][esel];
|
2011-06-14 17:34:59 -06:00
|
|
|
|
|
|
|
kvmppc_e500_setup_stlbe(vcpu_e500, gtlbe, BOOK3E_PAGESZ_4K,
|
2011-08-18 14:25:18 -06:00
|
|
|
&priv->ref, eaddr, &stlbe);
|
2009-01-03 15:23:10 -07:00
|
|
|
break;
|
|
|
|
|
|
|
|
case 1: {
|
|
|
|
gfn_t gfn = gpaddr >> PAGE_SHIFT;
|
|
|
|
|
|
|
|
stlbsel = 1;
|
2011-06-14 17:34:59 -06:00
|
|
|
sesel = kvmppc_e500_tlb1_map(vcpu_e500, eaddr, gfn,
|
|
|
|
gtlbe, &stlbe);
|
2009-01-03 15:23:10 -07:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
break;
|
|
|
|
}
|
2011-06-14 17:34:59 -06:00
|
|
|
|
2011-08-18 14:25:14 -06:00
|
|
|
write_stlbe(vcpu_e500, gtlbe, &stlbe, stlbsel, sesel);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
int kvmppc_e500_tlb_search(struct kvm_vcpu *vcpu,
|
|
|
|
gva_t eaddr, unsigned int pid, int as)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
int esel, tlbsel;
|
|
|
|
|
|
|
|
for (tlbsel = 0; tlbsel < 2; tlbsel++) {
|
|
|
|
esel = kvmppc_e500_tlb_index(vcpu_e500, eaddr, tlbsel, pid, as);
|
|
|
|
if (esel >= 0)
|
|
|
|
return index_of(tlbsel, esel);
|
|
|
|
}
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2011-04-27 16:24:21 -06:00
|
|
|
void kvmppc_set_pid(struct kvm_vcpu *vcpu, u32 pid)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
if (vcpu->arch.pid != pid) {
|
|
|
|
vcpu_e500->pid[0] = vcpu->arch.pid = pid;
|
|
|
|
kvmppc_e500_recalc_shadow_pid(vcpu_e500);
|
|
|
|
}
|
2011-04-27 16:24:21 -06:00
|
|
|
}
|
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
void kvmppc_e500_tlb_setup(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
struct kvm_book3e_206_tlb_entry *tlbe;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
/* Insert large initial mapping for guest. */
|
2011-08-18 14:25:21 -06:00
|
|
|
tlbe = get_entry(vcpu_e500, 1, 0);
|
2009-06-05 00:54:29 -06:00
|
|
|
tlbe->mas1 = MAS1_VALID | MAS1_TSIZE(BOOK3E_PAGESZ_256M);
|
2009-01-03 15:23:10 -07:00
|
|
|
tlbe->mas2 = 0;
|
2011-08-18 14:25:21 -06:00
|
|
|
tlbe->mas7_3 = E500_TLB_SUPER_PERM_MASK;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
|
|
|
/* 4K map for serial output. Used by kernel wrapper. */
|
2011-08-18 14:25:21 -06:00
|
|
|
tlbe = get_entry(vcpu_e500, 1, 1);
|
2009-06-05 00:54:29 -06:00
|
|
|
tlbe->mas1 = MAS1_VALID | MAS1_TSIZE(BOOK3E_PAGESZ_4K);
|
2009-01-03 15:23:10 -07:00
|
|
|
tlbe->mas2 = (0xe0004500 & 0xFFFFF000) | MAS2_I | MAS2_G;
|
2011-08-18 14:25:21 -06:00
|
|
|
tlbe->mas7_3 = (0xe0004500 & 0xFFFFF000) | E500_TLB_SUPER_PERM_MASK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void free_gtlb(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
clear_tlb_refs(vcpu_e500);
|
|
|
|
kfree(vcpu_e500->gtlb_priv[0]);
|
|
|
|
kfree(vcpu_e500->gtlb_priv[1]);
|
|
|
|
|
|
|
|
if (vcpu_e500->shared_tlb_pages) {
|
|
|
|
vfree((void *)(round_down((uintptr_t)vcpu_e500->gtlb_arch,
|
|
|
|
PAGE_SIZE)));
|
|
|
|
|
|
|
|
for (i = 0; i < vcpu_e500->num_shared_tlb_pages; i++) {
|
|
|
|
set_page_dirty_lock(vcpu_e500->shared_tlb_pages[i]);
|
|
|
|
put_page(vcpu_e500->shared_tlb_pages[i]);
|
|
|
|
}
|
|
|
|
|
|
|
|
vcpu_e500->num_shared_tlb_pages = 0;
|
|
|
|
vcpu_e500->shared_tlb_pages = NULL;
|
|
|
|
} else {
|
|
|
|
kfree(vcpu_e500->gtlb_arch);
|
|
|
|
}
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_arch = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
int kvm_vcpu_ioctl_config_tlb(struct kvm_vcpu *vcpu,
|
|
|
|
struct kvm_config_tlb *cfg)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
struct kvm_book3e_206_tlb_params params;
|
|
|
|
char *virt;
|
|
|
|
struct page **pages;
|
|
|
|
struct tlbe_priv *privs[2] = {};
|
|
|
|
size_t array_len;
|
|
|
|
u32 sets;
|
|
|
|
int num_pages, ret, i;
|
|
|
|
|
|
|
|
if (cfg->mmu_type != KVM_MMU_FSL_BOOKE_NOHV)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (copy_from_user(¶ms, (void __user *)(uintptr_t)cfg->params,
|
|
|
|
sizeof(params)))
|
|
|
|
return -EFAULT;
|
|
|
|
|
|
|
|
if (params.tlb_sizes[1] > 64)
|
|
|
|
return -EINVAL;
|
|
|
|
if (params.tlb_ways[1] != params.tlb_sizes[1])
|
|
|
|
return -EINVAL;
|
|
|
|
if (params.tlb_sizes[2] != 0 || params.tlb_sizes[3] != 0)
|
|
|
|
return -EINVAL;
|
|
|
|
if (params.tlb_ways[2] != 0 || params.tlb_ways[3] != 0)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (!is_power_of_2(params.tlb_ways[0]))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
sets = params.tlb_sizes[0] >> ilog2(params.tlb_ways[0]);
|
|
|
|
if (!is_power_of_2(sets))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
array_len = params.tlb_sizes[0] + params.tlb_sizes[1];
|
|
|
|
array_len *= sizeof(struct kvm_book3e_206_tlb_entry);
|
|
|
|
|
|
|
|
if (cfg->array_len < array_len)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
num_pages = DIV_ROUND_UP(cfg->array + array_len - 1, PAGE_SIZE) -
|
|
|
|
cfg->array / PAGE_SIZE;
|
|
|
|
pages = kmalloc(sizeof(struct page *) * num_pages, GFP_KERNEL);
|
|
|
|
if (!pages)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
ret = get_user_pages_fast(cfg->array, num_pages, 1, pages);
|
|
|
|
if (ret < 0)
|
|
|
|
goto err_pages;
|
|
|
|
|
|
|
|
if (ret != num_pages) {
|
|
|
|
num_pages = ret;
|
|
|
|
ret = -EFAULT;
|
|
|
|
goto err_put_page;
|
|
|
|
}
|
|
|
|
|
|
|
|
virt = vmap(pages, num_pages, VM_MAP, PAGE_KERNEL);
|
|
|
|
if (!virt)
|
|
|
|
goto err_put_page;
|
|
|
|
|
|
|
|
privs[0] = kzalloc(sizeof(struct tlbe_priv) * params.tlb_sizes[0],
|
|
|
|
GFP_KERNEL);
|
|
|
|
privs[1] = kzalloc(sizeof(struct tlbe_priv) * params.tlb_sizes[1],
|
|
|
|
GFP_KERNEL);
|
|
|
|
|
|
|
|
if (!privs[0] || !privs[1])
|
|
|
|
goto err_put_page;
|
|
|
|
|
|
|
|
free_gtlb(vcpu_e500);
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_priv[0] = privs[0];
|
|
|
|
vcpu_e500->gtlb_priv[1] = privs[1];
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_arch = (struct kvm_book3e_206_tlb_entry *)
|
|
|
|
(virt + (cfg->array & (PAGE_SIZE - 1)));
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_params[0].entries = params.tlb_sizes[0];
|
|
|
|
vcpu_e500->gtlb_params[1].entries = params.tlb_sizes[1];
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_offset[0] = 0;
|
|
|
|
vcpu_e500->gtlb_offset[1] = params.tlb_sizes[0];
|
|
|
|
|
2011-11-28 08:20:02 -07:00
|
|
|
vcpu_e500->tlb0cfg &= ~(TLBnCFG_N_ENTRY | TLBnCFG_ASSOC);
|
2011-08-18 14:25:21 -06:00
|
|
|
if (params.tlb_sizes[0] <= 2048)
|
|
|
|
vcpu_e500->tlb0cfg |= params.tlb_sizes[0];
|
2011-11-28 08:20:02 -07:00
|
|
|
vcpu_e500->tlb0cfg |= params.tlb_ways[0] << TLBnCFG_ASSOC_SHIFT;
|
2011-08-18 14:25:21 -06:00
|
|
|
|
2011-11-28 08:20:02 -07:00
|
|
|
vcpu_e500->tlb1cfg &= ~(TLBnCFG_N_ENTRY | TLBnCFG_ASSOC);
|
2011-08-18 14:25:21 -06:00
|
|
|
vcpu_e500->tlb1cfg |= params.tlb_sizes[1];
|
2011-11-28 08:20:02 -07:00
|
|
|
vcpu_e500->tlb1cfg |= params.tlb_ways[1] << TLBnCFG_ASSOC_SHIFT;
|
2011-08-18 14:25:21 -06:00
|
|
|
|
|
|
|
vcpu_e500->shared_tlb_pages = pages;
|
|
|
|
vcpu_e500->num_shared_tlb_pages = num_pages;
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_params[0].ways = params.tlb_ways[0];
|
|
|
|
vcpu_e500->gtlb_params[0].sets = sets;
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_params[1].ways = params.tlb_sizes[1];
|
|
|
|
vcpu_e500->gtlb_params[1].sets = 1;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_put_page:
|
|
|
|
kfree(privs[0]);
|
|
|
|
kfree(privs[1]);
|
|
|
|
|
|
|
|
for (i = 0; i < num_pages; i++)
|
|
|
|
put_page(pages[i]);
|
|
|
|
|
|
|
|
err_pages:
|
|
|
|
kfree(pages);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
int kvm_vcpu_ioctl_dirty_tlb(struct kvm_vcpu *vcpu,
|
|
|
|
struct kvm_dirty_tlb *dirty)
|
|
|
|
{
|
|
|
|
struct kvmppc_vcpu_e500 *vcpu_e500 = to_e500(vcpu);
|
|
|
|
|
|
|
|
clear_tlb_refs(vcpu_e500);
|
|
|
|
return 0;
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
int kvmppc_e500_tlb_init(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
int entry_size = sizeof(struct kvm_book3e_206_tlb_entry);
|
|
|
|
int entries = KVM_E500_TLB0_SIZE + KVM_E500_TLB1_SIZE;
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
host_tlb_params[0].entries = mfspr(SPRN_TLB0CFG) & TLBnCFG_N_ENTRY;
|
|
|
|
host_tlb_params[1].entries = mfspr(SPRN_TLB1CFG) & TLBnCFG_N_ENTRY;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This should never happen on real e500 hardware, but is
|
|
|
|
* architecturally possible -- e.g. in some weird nested
|
|
|
|
* virtualization case.
|
|
|
|
*/
|
|
|
|
if (host_tlb_params[0].entries == 0 ||
|
|
|
|
host_tlb_params[1].entries == 0) {
|
|
|
|
pr_err("%s: need to know host tlb size\n", __func__);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
host_tlb_params[0].ways = (mfspr(SPRN_TLB0CFG) & TLBnCFG_ASSOC) >>
|
|
|
|
TLBnCFG_ASSOC_SHIFT;
|
|
|
|
host_tlb_params[1].ways = host_tlb_params[1].entries;
|
|
|
|
|
|
|
|
if (!is_power_of_2(host_tlb_params[0].entries) ||
|
|
|
|
!is_power_of_2(host_tlb_params[0].ways) ||
|
|
|
|
host_tlb_params[0].entries < host_tlb_params[0].ways ||
|
|
|
|
host_tlb_params[0].ways == 0) {
|
|
|
|
pr_err("%s: bad tlb0 host config: %u entries %u ways\n",
|
|
|
|
__func__, host_tlb_params[0].entries,
|
|
|
|
host_tlb_params[0].ways);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
host_tlb_params[0].sets =
|
|
|
|
host_tlb_params[0].entries / host_tlb_params[0].ways;
|
|
|
|
host_tlb_params[1].sets = 1;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
vcpu_e500->gtlb_params[0].entries = KVM_E500_TLB0_SIZE;
|
|
|
|
vcpu_e500->gtlb_params[1].entries = KVM_E500_TLB1_SIZE;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
vcpu_e500->gtlb_params[0].ways = KVM_E500_TLB0_WAY_NUM;
|
|
|
|
vcpu_e500->gtlb_params[0].sets =
|
|
|
|
KVM_E500_TLB0_SIZE / KVM_E500_TLB0_WAY_NUM;
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_params[1].ways = KVM_E500_TLB1_SIZE;
|
|
|
|
vcpu_e500->gtlb_params[1].sets = 1;
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_arch = kmalloc(entries * entry_size, GFP_KERNEL);
|
|
|
|
if (!vcpu_e500->gtlb_arch)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
vcpu_e500->gtlb_offset[0] = 0;
|
|
|
|
vcpu_e500->gtlb_offset[1] = KVM_E500_TLB0_SIZE;
|
2011-08-18 14:25:18 -06:00
|
|
|
|
|
|
|
vcpu_e500->tlb_refs[0] =
|
|
|
|
kzalloc(sizeof(struct tlbe_ref) * host_tlb_params[0].entries,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!vcpu_e500->tlb_refs[0])
|
|
|
|
goto err;
|
|
|
|
|
|
|
|
vcpu_e500->tlb_refs[1] =
|
|
|
|
kzalloc(sizeof(struct tlbe_ref) * host_tlb_params[1].entries,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!vcpu_e500->tlb_refs[1])
|
|
|
|
goto err;
|
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
vcpu_e500->gtlb_priv[0] = kzalloc(sizeof(struct tlbe_ref) *
|
|
|
|
vcpu_e500->gtlb_params[0].entries,
|
|
|
|
GFP_KERNEL);
|
2011-08-18 14:25:18 -06:00
|
|
|
if (!vcpu_e500->gtlb_priv[0])
|
|
|
|
goto err;
|
|
|
|
|
2011-08-18 14:25:21 -06:00
|
|
|
vcpu_e500->gtlb_priv[1] = kzalloc(sizeof(struct tlbe_ref) *
|
|
|
|
vcpu_e500->gtlb_params[1].entries,
|
|
|
|
GFP_KERNEL);
|
2011-08-18 14:25:18 -06:00
|
|
|
if (!vcpu_e500->gtlb_priv[1])
|
|
|
|
goto err;
|
2009-01-03 15:23:10 -07:00
|
|
|
|
2011-06-14 17:35:14 -06:00
|
|
|
if (kvmppc_e500_id_table_alloc(vcpu_e500) == NULL)
|
2011-08-18 14:25:18 -06:00
|
|
|
goto err;
|
2011-06-14 17:35:14 -06:00
|
|
|
|
2010-01-22 04:36:53 -07:00
|
|
|
/* Init TLB configuration register */
|
2011-11-28 08:20:02 -07:00
|
|
|
vcpu_e500->tlb0cfg = mfspr(SPRN_TLB0CFG) &
|
|
|
|
~(TLBnCFG_N_ENTRY | TLBnCFG_ASSOC);
|
2011-08-18 14:25:21 -06:00
|
|
|
vcpu_e500->tlb0cfg |= vcpu_e500->gtlb_params[0].entries;
|
2011-11-28 08:20:02 -07:00
|
|
|
vcpu_e500->tlb0cfg |=
|
|
|
|
vcpu_e500->gtlb_params[0].ways << TLBnCFG_ASSOC_SHIFT;
|
|
|
|
|
|
|
|
vcpu_e500->tlb1cfg = mfspr(SPRN_TLB1CFG) &
|
|
|
|
~(TLBnCFG_N_ENTRY | TLBnCFG_ASSOC);
|
|
|
|
vcpu_e500->tlb0cfg |= vcpu_e500->gtlb_params[1].entries;
|
|
|
|
vcpu_e500->tlb0cfg |=
|
|
|
|
vcpu_e500->gtlb_params[1].ways << TLBnCFG_ASSOC_SHIFT;
|
2010-01-22 04:36:53 -07:00
|
|
|
|
2009-01-03 15:23:10 -07:00
|
|
|
return 0;
|
|
|
|
|
2011-08-18 14:25:18 -06:00
|
|
|
err:
|
2011-08-18 14:25:21 -06:00
|
|
|
free_gtlb(vcpu_e500);
|
2011-08-18 14:25:18 -06:00
|
|
|
kfree(vcpu_e500->tlb_refs[0]);
|
|
|
|
kfree(vcpu_e500->tlb_refs[1]);
|
2009-01-03 15:23:10 -07:00
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
void kvmppc_e500_tlb_uninit(struct kvmppc_vcpu_e500 *vcpu_e500)
|
|
|
|
{
|
2011-08-18 14:25:21 -06:00
|
|
|
free_gtlb(vcpu_e500);
|
2011-06-14 17:35:14 -06:00
|
|
|
kvmppc_e500_id_table_free(vcpu_e500);
|
2011-08-18 14:25:18 -06:00
|
|
|
|
|
|
|
kfree(vcpu_e500->tlb_refs[0]);
|
|
|
|
kfree(vcpu_e500->tlb_refs[1]);
|
2009-01-03 15:23:10 -07:00
|
|
|
}
|