2010-10-08 11:40:19 -06:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mach-omap2/common.c
|
|
|
|
*
|
|
|
|
* Code common to all OMAP2+ machines.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Texas Instruments
|
|
|
|
* Copyright (C) 2010 Nokia Corporation
|
|
|
|
* Tony Lindgren <tony@atomide.com>
|
|
|
|
* Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/io.h>
|
2012-10-01 12:47:05 -06:00
|
|
|
#include <linux/platform_data/dsp-omap.h>
|
2010-10-08 11:40:19 -06:00
|
|
|
|
|
|
|
#include <plat/clock.h>
|
2012-10-01 12:47:05 -06:00
|
|
|
#include <plat/omap-secure.h>
|
|
|
|
#include <plat/vram.h>
|
2010-10-08 11:40:19 -06:00
|
|
|
|
2012-08-31 11:59:07 -06:00
|
|
|
#include "soc.h"
|
2012-02-24 11:34:35 -07:00
|
|
|
#include "iomap.h"
|
|
|
|
#include "common.h"
|
2010-10-08 11:40:19 -06:00
|
|
|
#include "sdrc.h"
|
2010-10-08 11:40:20 -06:00
|
|
|
#include "control.h"
|
2010-10-08 11:40:19 -06:00
|
|
|
|
|
|
|
/* Global address base setup code */
|
|
|
|
|
|
|
|
static void __init __omap2_set_globals(struct omap_globals *omap2_globals)
|
|
|
|
{
|
|
|
|
omap2_set_globals_tap(omap2_globals);
|
|
|
|
omap2_set_globals_sdrc(omap2_globals);
|
|
|
|
omap2_set_globals_control(omap2_globals);
|
|
|
|
omap2_set_globals_prcm(omap2_globals);
|
|
|
|
}
|
|
|
|
|
2011-01-27 17:39:40 -07:00
|
|
|
#if defined(CONFIG_SOC_OMAP2420)
|
2010-10-08 11:40:19 -06:00
|
|
|
|
|
|
|
static struct omap_globals omap242x_globals = {
|
|
|
|
.class = OMAP242X_CLASS,
|
|
|
|
.tap = OMAP2_L4_IO_ADDRESS(0x48014000),
|
2011-10-04 19:17:41 -06:00
|
|
|
.sdrc = OMAP2_L3_IO_ADDRESS(OMAP2420_SDRC_BASE),
|
|
|
|
.sms = OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE),
|
|
|
|
.ctrl = OMAP2_L4_IO_ADDRESS(OMAP242X_CTRL_BASE),
|
|
|
|
.prm = OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE),
|
|
|
|
.cm = OMAP2_L4_IO_ADDRESS(OMAP2420_CM_BASE),
|
2010-10-08 11:40:19 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
void __init omap2_set_globals_242x(void)
|
|
|
|
{
|
|
|
|
__omap2_set_globals(&omap242x_globals);
|
|
|
|
}
|
2011-09-23 14:23:09 -06:00
|
|
|
|
|
|
|
void __init omap242x_map_io(void)
|
|
|
|
{
|
|
|
|
omap242x_map_common_io();
|
|
|
|
}
|
2010-10-08 11:40:19 -06:00
|
|
|
#endif
|
|
|
|
|
2011-01-27 17:39:40 -07:00
|
|
|
#if defined(CONFIG_SOC_OMAP2430)
|
2010-10-08 11:40:19 -06:00
|
|
|
|
|
|
|
static struct omap_globals omap243x_globals = {
|
|
|
|
.class = OMAP243X_CLASS,
|
|
|
|
.tap = OMAP2_L4_IO_ADDRESS(0x4900a000),
|
2011-10-04 19:17:41 -06:00
|
|
|
.sdrc = OMAP2_L3_IO_ADDRESS(OMAP243X_SDRC_BASE),
|
|
|
|
.sms = OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE),
|
|
|
|
.ctrl = OMAP2_L4_IO_ADDRESS(OMAP243X_CTRL_BASE),
|
|
|
|
.prm = OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE),
|
|
|
|
.cm = OMAP2_L4_IO_ADDRESS(OMAP2430_CM_BASE),
|
2010-10-08 11:40:19 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
void __init omap2_set_globals_243x(void)
|
|
|
|
{
|
|
|
|
__omap2_set_globals(&omap243x_globals);
|
|
|
|
}
|
2011-09-23 14:23:09 -06:00
|
|
|
|
|
|
|
void __init omap243x_map_io(void)
|
|
|
|
{
|
|
|
|
omap243x_map_common_io();
|
|
|
|
}
|
2010-10-08 11:40:19 -06:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_ARCH_OMAP3)
|
|
|
|
|
|
|
|
static struct omap_globals omap3_globals = {
|
|
|
|
.class = OMAP343X_CLASS,
|
|
|
|
.tap = OMAP2_L4_IO_ADDRESS(0x4830A000),
|
2011-10-04 19:17:41 -06:00
|
|
|
.sdrc = OMAP2_L3_IO_ADDRESS(OMAP343X_SDRC_BASE),
|
|
|
|
.sms = OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE),
|
|
|
|
.ctrl = OMAP2_L4_IO_ADDRESS(OMAP343X_CTRL_BASE),
|
|
|
|
.prm = OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE),
|
|
|
|
.cm = OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE),
|
2010-10-08 11:40:19 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
void __init omap2_set_globals_3xxx(void)
|
|
|
|
{
|
|
|
|
__omap2_set_globals(&omap3_globals);
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init omap3_map_io(void)
|
|
|
|
{
|
|
|
|
omap34xx_map_common_io();
|
|
|
|
}
|
2011-02-16 09:31:39 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Adjust TAP register base such that omap3_check_revision accesses the correct
|
2011-12-13 11:46:44 -07:00
|
|
|
* TI81XX register for checking device ID (it adds 0x204 to tap base while
|
|
|
|
* TI81XX DEVICE ID register is at offset 0x600 from control base).
|
2011-02-16 09:31:39 -07:00
|
|
|
*/
|
2011-12-13 11:46:44 -07:00
|
|
|
#define TI81XX_TAP_BASE (TI81XX_CTRL_BASE + \
|
|
|
|
TI81XX_CONTROL_DEVICE_ID - 0x204)
|
2011-02-16 09:31:39 -07:00
|
|
|
|
2011-12-13 11:46:44 -07:00
|
|
|
static struct omap_globals ti81xx_globals = {
|
2011-02-16 09:31:39 -07:00
|
|
|
.class = OMAP343X_CLASS,
|
2011-12-13 11:46:44 -07:00
|
|
|
.tap = OMAP2_L4_IO_ADDRESS(TI81XX_TAP_BASE),
|
|
|
|
.ctrl = OMAP2_L4_IO_ADDRESS(TI81XX_CTRL_BASE),
|
|
|
|
.prm = OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE),
|
|
|
|
.cm = OMAP2_L4_IO_ADDRESS(TI81XX_PRCM_BASE),
|
2011-02-16 09:31:39 -07:00
|
|
|
};
|
|
|
|
|
2011-12-13 11:46:44 -07:00
|
|
|
void __init omap2_set_globals_ti81xx(void)
|
2011-02-16 09:31:39 -07:00
|
|
|
{
|
2011-12-13 11:46:44 -07:00
|
|
|
__omap2_set_globals(&ti81xx_globals);
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init ti81xx_map_io(void)
|
|
|
|
{
|
|
|
|
omapti81xx_map_common_io();
|
2011-02-16 09:31:39 -07:00
|
|
|
}
|
ARM: OMAP2+: am33xx: Make am33xx as a separate class
Initially, we decided to make am33xx family of device to fall
under omap3 class (cpu_is_omap34xx() = true), since it carries
Cortex-A8 core. But while adding complete baseport support
(like, clock, power and hwmod) support, it is observed that,
we are creating more and more problems by treating am33xx device
as omap3 family, as nothing matches between them
(except cortex-A8 mpu).
So, after long discussion we have came to the conclusion that,
we should not consider am33xx device as omap3 family, instead
create separate class (SOC_AM33XX) under OMAP2PLUS.
This means, for am33xx device, cpu_is_omap34xx() will return false,
and only cpu_is_am33xx() will be true.
Please refer to the link below, for mailing-list discussion on this -
http://www.spinics.net/lists/linux-omap/msg69439.html
Signed-off-by: Vaibhav Hiremath <hvaibhav@ti.com>
Cc: Kevin Hilman <khilman@ti.com>
Cc: Paul Walmsley <paul@pwsan.com>
[tony@atomide.com: fixed typo, updated for soc_is changes]
Signed-off-by: Tony Lindgren <tony@atomide.com>
2012-07-05 09:05:15 -06:00
|
|
|
#endif
|
2011-12-13 11:46:43 -07:00
|
|
|
|
ARM: OMAP2+: am33xx: Make am33xx as a separate class
Initially, we decided to make am33xx family of device to fall
under omap3 class (cpu_is_omap34xx() = true), since it carries
Cortex-A8 core. But while adding complete baseport support
(like, clock, power and hwmod) support, it is observed that,
we are creating more and more problems by treating am33xx device
as omap3 family, as nothing matches between them
(except cortex-A8 mpu).
So, after long discussion we have came to the conclusion that,
we should not consider am33xx device as omap3 family, instead
create separate class (SOC_AM33XX) under OMAP2PLUS.
This means, for am33xx device, cpu_is_omap34xx() will return false,
and only cpu_is_am33xx() will be true.
Please refer to the link below, for mailing-list discussion on this -
http://www.spinics.net/lists/linux-omap/msg69439.html
Signed-off-by: Vaibhav Hiremath <hvaibhav@ti.com>
Cc: Kevin Hilman <khilman@ti.com>
Cc: Paul Walmsley <paul@pwsan.com>
[tony@atomide.com: fixed typo, updated for soc_is changes]
Signed-off-by: Tony Lindgren <tony@atomide.com>
2012-07-05 09:05:15 -06:00
|
|
|
#if defined(CONFIG_SOC_AM33XX)
|
2011-12-13 11:46:43 -07:00
|
|
|
#define AM33XX_TAP_BASE (AM33XX_CTRL_BASE + \
|
2011-12-13 11:46:44 -07:00
|
|
|
TI81XX_CONTROL_DEVICE_ID - 0x204)
|
2011-12-13 11:46:43 -07:00
|
|
|
|
|
|
|
static struct omap_globals am33xx_globals = {
|
|
|
|
.class = AM335X_CLASS,
|
|
|
|
.tap = AM33XX_L4_WK_IO_ADDRESS(AM33XX_TAP_BASE),
|
|
|
|
.ctrl = AM33XX_L4_WK_IO_ADDRESS(AM33XX_CTRL_BASE),
|
|
|
|
.prm = AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE),
|
|
|
|
.cm = AM33XX_L4_WK_IO_ADDRESS(AM33XX_PRCM_BASE),
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init omap2_set_globals_am33xx(void)
|
|
|
|
{
|
|
|
|
__omap2_set_globals(&am33xx_globals);
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init am33xx_map_io(void)
|
|
|
|
{
|
|
|
|
omapam33xx_map_common_io();
|
|
|
|
}
|
2010-10-08 11:40:19 -06:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_ARCH_OMAP4)
|
|
|
|
static struct omap_globals omap4_globals = {
|
|
|
|
.class = OMAP443X_CLASS,
|
|
|
|
.tap = OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
|
2011-10-04 19:17:41 -06:00
|
|
|
.ctrl = OMAP2_L4_IO_ADDRESS(OMAP443X_SCM_BASE),
|
|
|
|
.ctrl_pad = OMAP2_L4_IO_ADDRESS(OMAP443X_CTRL_BASE),
|
|
|
|
.prm = OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE),
|
|
|
|
.cm = OMAP2_L4_IO_ADDRESS(OMAP4430_CM_BASE),
|
|
|
|
.cm2 = OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE),
|
2012-05-07 23:55:22 -06:00
|
|
|
.prcm_mpu = OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE),
|
2010-10-08 11:40:19 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
void __init omap2_set_globals_443x(void)
|
|
|
|
{
|
2012-07-05 09:05:15 -06:00
|
|
|
__omap2_set_globals(&omap4_globals);
|
2010-10-08 11:40:19 -06:00
|
|
|
}
|
2011-09-23 14:23:09 -06:00
|
|
|
|
|
|
|
void __init omap4_map_io(void)
|
|
|
|
{
|
|
|
|
omap44xx_map_common_io();
|
|
|
|
}
|
2010-10-08 11:40:19 -06:00
|
|
|
#endif
|
|
|
|
|
2012-06-05 04:51:32 -06:00
|
|
|
#if defined(CONFIG_SOC_OMAP5)
|
|
|
|
static struct omap_globals omap5_globals = {
|
|
|
|
.class = OMAP54XX_CLASS,
|
|
|
|
.tap = OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
|
|
|
|
.ctrl = OMAP2_L4_IO_ADDRESS(OMAP54XX_SCM_BASE),
|
|
|
|
.ctrl_pad = OMAP2_L4_IO_ADDRESS(OMAP54XX_CTRL_BASE),
|
|
|
|
.prm = OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE),
|
|
|
|
.cm = OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_AON_BASE),
|
|
|
|
.cm2 = OMAP2_L4_IO_ADDRESS(OMAP54XX_CM_CORE_BASE),
|
|
|
|
.prcm_mpu = OMAP2_L4_IO_ADDRESS(OMAP54XX_PRCM_MPU_BASE),
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init omap2_set_globals_5xxx(void)
|
|
|
|
{
|
|
|
|
omap2_set_globals_tap(&omap5_globals);
|
|
|
|
omap2_set_globals_control(&omap5_globals);
|
|
|
|
omap2_set_globals_prcm(&omap5_globals);
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init omap5_map_io(void)
|
|
|
|
{
|
|
|
|
omap5_map_common_io();
|
|
|
|
}
|
|
|
|
#endif
|
2012-10-01 12:47:05 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Stub function for OMAP2 so that common files
|
|
|
|
* continue to build when custom builds are used
|
|
|
|
*/
|
|
|
|
int __weak omap_secure_ram_reserve_memblock(void)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init omap_reserve(void)
|
|
|
|
{
|
|
|
|
omap_vram_reserve_sdram_memblock();
|
|
|
|
omap_dsp_reserve_sdram_memblock();
|
|
|
|
omap_secure_ram_reserve_memblock();
|
|
|
|
omap_barrier_reserve_memblock();
|
|
|
|
}
|