2009-07-05 10:24:50 -06:00
|
|
|
/*
|
|
|
|
* soc-cache.c -- ASoC register cache helpers
|
|
|
|
*
|
|
|
|
* Copyright 2009 Wolfson Microelectronics PLC.
|
|
|
|
*
|
|
|
|
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*/
|
|
|
|
|
2009-07-10 15:24:27 -06:00
|
|
|
#include <linux/i2c.h>
|
2009-07-10 16:28:16 -06:00
|
|
|
#include <linux/spi/spi.h>
|
2009-07-05 10:24:50 -06:00
|
|
|
#include <sound/soc.h>
|
2010-11-11 03:04:58 -07:00
|
|
|
#include <linux/lzo.h>
|
|
|
|
#include <linux/bitmap.h>
|
2009-07-05 10:24:50 -06:00
|
|
|
|
2010-01-26 20:46:17 -07:00
|
|
|
static unsigned int snd_soc_4_12_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
|
|
|
unsigned int val;
|
2010-09-22 06:25:47 -06:00
|
|
|
|
|
|
|
if (reg >= codec->driver->reg_cache_size ||
|
|
|
|
snd_soc_codec_volatile_register(codec, reg)) {
|
|
|
|
if (codec->cache_only)
|
|
|
|
return -1;
|
|
|
|
|
2010-11-08 08:37:07 -07:00
|
|
|
BUG_ON(!codec->hw_read);
|
2010-09-22 06:25:47 -06:00
|
|
|
return codec->hw_read(codec, reg);
|
|
|
|
}
|
|
|
|
|
2010-11-11 03:04:57 -07:00
|
|
|
ret = snd_soc_cache_read(codec, reg, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
return val;
|
2010-01-26 20:46:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_4_12_write(struct snd_soc_codec *codec, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
u8 data[2];
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
data[0] = (reg << 4) | ((value >> 8) & 0x000f);
|
|
|
|
data[1] = value & 0x00ff;
|
|
|
|
|
2010-09-22 06:25:47 -06:00
|
|
|
if (!snd_soc_codec_volatile_register(codec, reg) &&
|
2010-11-11 03:04:57 -07:00
|
|
|
reg < codec->driver->reg_cache_size) {
|
|
|
|
ret = snd_soc_cache_write(codec, reg, value);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2010-02-01 11:48:03 -07:00
|
|
|
if (codec->cache_only) {
|
|
|
|
codec->cache_sync = 1;
|
2010-02-01 11:46:10 -07:00
|
|
|
return 0;
|
2010-02-01 11:48:03 -07:00
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2010-01-26 20:46:17 -07:00
|
|
|
ret = codec->hw_write(codec->control_data, data, 2);
|
|
|
|
if (ret == 2)
|
|
|
|
return 0;
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
else
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if defined(CONFIG_SPI_MASTER)
|
|
|
|
static int snd_soc_4_12_spi_write(void *control_data, const char *data,
|
|
|
|
int len)
|
|
|
|
{
|
|
|
|
struct spi_device *spi = control_data;
|
|
|
|
struct spi_transfer t;
|
|
|
|
struct spi_message m;
|
|
|
|
u8 msg[2];
|
|
|
|
|
|
|
|
if (len <= 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
msg[0] = data[1];
|
|
|
|
msg[1] = data[0];
|
|
|
|
|
|
|
|
spi_message_init(&m);
|
|
|
|
memset(&t, 0, (sizeof t));
|
|
|
|
|
|
|
|
t.tx_buf = &msg[0];
|
|
|
|
t.len = len;
|
|
|
|
|
|
|
|
spi_message_add_tail(&t, &m);
|
|
|
|
spi_sync(spi, &m);
|
|
|
|
|
|
|
|
return len;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_4_12_spi_write NULL
|
|
|
|
#endif
|
|
|
|
|
2009-07-05 10:24:50 -06:00
|
|
|
static unsigned int snd_soc_7_9_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
|
|
|
unsigned int val;
|
2010-09-22 06:25:47 -06:00
|
|
|
|
|
|
|
if (reg >= codec->driver->reg_cache_size ||
|
|
|
|
snd_soc_codec_volatile_register(codec, reg)) {
|
|
|
|
if (codec->cache_only)
|
|
|
|
return -1;
|
|
|
|
|
2010-11-08 08:37:07 -07:00
|
|
|
BUG_ON(!codec->hw_read);
|
2010-09-22 06:25:47 -06:00
|
|
|
return codec->hw_read(codec, reg);
|
|
|
|
}
|
|
|
|
|
2010-11-11 03:04:57 -07:00
|
|
|
ret = snd_soc_cache_read(codec, reg, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
return val;
|
2009-07-05 10:24:50 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_7_9_write(struct snd_soc_codec *codec, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
u8 data[2];
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
data[0] = (reg << 1) | ((value >> 8) & 0x0001);
|
|
|
|
data[1] = value & 0x00ff;
|
|
|
|
|
2010-09-22 06:25:47 -06:00
|
|
|
if (!snd_soc_codec_volatile_register(codec, reg) &&
|
2010-11-11 03:04:57 -07:00
|
|
|
reg < codec->driver->reg_cache_size) {
|
|
|
|
ret = snd_soc_cache_write(codec, reg, value);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2010-02-01 11:48:03 -07:00
|
|
|
if (codec->cache_only) {
|
|
|
|
codec->cache_sync = 1;
|
2010-02-01 11:46:10 -07:00
|
|
|
return 0;
|
2010-02-01 11:48:03 -07:00
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2009-07-05 10:24:50 -06:00
|
|
|
ret = codec->hw_write(codec->control_data, data, 2);
|
|
|
|
if (ret == 2)
|
|
|
|
return 0;
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
else
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
2009-07-10 16:28:16 -06:00
|
|
|
#if defined(CONFIG_SPI_MASTER)
|
|
|
|
static int snd_soc_7_9_spi_write(void *control_data, const char *data,
|
|
|
|
int len)
|
|
|
|
{
|
|
|
|
struct spi_device *spi = control_data;
|
|
|
|
struct spi_transfer t;
|
|
|
|
struct spi_message m;
|
|
|
|
u8 msg[2];
|
|
|
|
|
|
|
|
if (len <= 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
msg[0] = data[0];
|
|
|
|
msg[1] = data[1];
|
|
|
|
|
|
|
|
spi_message_init(&m);
|
|
|
|
memset(&t, 0, (sizeof t));
|
|
|
|
|
|
|
|
t.tx_buf = &msg[0];
|
|
|
|
t.len = len;
|
|
|
|
|
|
|
|
spi_message_add_tail(&t, &m);
|
|
|
|
spi_sync(spi, &m);
|
|
|
|
|
|
|
|
return len;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_7_9_spi_write NULL
|
|
|
|
#endif
|
|
|
|
|
2009-09-06 21:04:37 -06:00
|
|
|
static int snd_soc_8_8_write(struct snd_soc_codec *codec, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
u8 data[2];
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
2009-09-06 21:04:37 -06:00
|
|
|
|
2010-03-18 02:17:01 -06:00
|
|
|
reg &= 0xff;
|
|
|
|
data[0] = reg;
|
2009-09-06 21:04:37 -06:00
|
|
|
data[1] = value & 0xff;
|
|
|
|
|
2010-09-22 09:16:06 -06:00
|
|
|
if (!snd_soc_codec_volatile_register(codec, reg) &&
|
2010-11-11 03:04:57 -07:00
|
|
|
reg < codec->driver->reg_cache_size) {
|
|
|
|
ret = snd_soc_cache_write(codec, reg, value);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
}
|
2009-09-06 21:04:37 -06:00
|
|
|
|
2010-02-01 11:48:03 -07:00
|
|
|
if (codec->cache_only) {
|
|
|
|
codec->cache_sync = 1;
|
2010-02-01 11:46:10 -07:00
|
|
|
return 0;
|
2010-02-01 11:48:03 -07:00
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2009-09-06 21:04:37 -06:00
|
|
|
if (codec->hw_write(codec->control_data, data, 2) == 2)
|
|
|
|
return 0;
|
|
|
|
else
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int snd_soc_8_8_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
|
|
|
unsigned int val;
|
2010-09-22 06:25:47 -06:00
|
|
|
|
2010-03-18 02:17:01 -06:00
|
|
|
reg &= 0xff;
|
2010-09-22 06:25:47 -06:00
|
|
|
if (reg >= codec->driver->reg_cache_size ||
|
|
|
|
snd_soc_codec_volatile_register(codec, reg)) {
|
|
|
|
if (codec->cache_only)
|
|
|
|
return -1;
|
|
|
|
|
2010-11-08 08:37:07 -07:00
|
|
|
BUG_ON(!codec->hw_read);
|
2010-09-22 06:25:47 -06:00
|
|
|
return codec->hw_read(codec, reg);
|
|
|
|
}
|
|
|
|
|
2010-11-11 03:04:57 -07:00
|
|
|
ret = snd_soc_cache_read(codec, reg, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
return val;
|
2009-09-06 21:04:37 -06:00
|
|
|
}
|
|
|
|
|
2010-10-04 04:25:13 -06:00
|
|
|
#if defined(CONFIG_SPI_MASTER)
|
|
|
|
static int snd_soc_8_8_spi_write(void *control_data, const char *data,
|
|
|
|
int len)
|
|
|
|
{
|
|
|
|
struct spi_device *spi = control_data;
|
|
|
|
struct spi_transfer t;
|
|
|
|
struct spi_message m;
|
|
|
|
u8 msg[2];
|
|
|
|
|
|
|
|
if (len <= 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
msg[0] = data[0];
|
|
|
|
msg[1] = data[1];
|
|
|
|
|
|
|
|
spi_message_init(&m);
|
|
|
|
memset(&t, 0, (sizeof t));
|
|
|
|
|
|
|
|
t.tx_buf = &msg[0];
|
|
|
|
t.len = len;
|
|
|
|
|
|
|
|
spi_message_add_tail(&t, &m);
|
|
|
|
spi_sync(spi, &m);
|
|
|
|
|
|
|
|
return len;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_8_8_spi_write NULL
|
|
|
|
#endif
|
|
|
|
|
2009-07-10 16:11:24 -06:00
|
|
|
static int snd_soc_8_16_write(struct snd_soc_codec *codec, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
u8 data[3];
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
2009-07-10 16:11:24 -06:00
|
|
|
|
|
|
|
data[0] = reg;
|
|
|
|
data[1] = (value >> 8) & 0xff;
|
|
|
|
data[2] = value & 0xff;
|
|
|
|
|
2010-09-22 23:40:16 -06:00
|
|
|
if (!snd_soc_codec_volatile_register(codec, reg) &&
|
2010-11-11 03:04:57 -07:00
|
|
|
reg < codec->driver->reg_cache_size) {
|
|
|
|
ret = snd_soc_cache_write(codec, reg, value);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
}
|
2009-07-10 16:11:24 -06:00
|
|
|
|
2010-02-01 11:48:03 -07:00
|
|
|
if (codec->cache_only) {
|
|
|
|
codec->cache_sync = 1;
|
2010-02-01 11:46:10 -07:00
|
|
|
return 0;
|
2010-02-01 11:48:03 -07:00
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2009-07-10 16:11:24 -06:00
|
|
|
if (codec->hw_write(codec->control_data, data, 3) == 3)
|
|
|
|
return 0;
|
|
|
|
else
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int snd_soc_8_16_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
|
|
|
unsigned int val;
|
2009-07-10 16:11:24 -06:00
|
|
|
|
2010-03-17 14:15:21 -06:00
|
|
|
if (reg >= codec->driver->reg_cache_size ||
|
2010-02-01 11:46:10 -07:00
|
|
|
snd_soc_codec_volatile_register(codec, reg)) {
|
|
|
|
if (codec->cache_only)
|
2010-09-21 10:04:07 -06:00
|
|
|
return -1;
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2010-11-08 08:37:07 -07:00
|
|
|
BUG_ON(!codec->hw_read);
|
2009-07-10 16:11:24 -06:00
|
|
|
return codec->hw_read(codec, reg);
|
2010-02-01 11:46:10 -07:00
|
|
|
}
|
2010-11-11 03:04:57 -07:00
|
|
|
|
|
|
|
ret = snd_soc_cache_read(codec, reg, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
return val;
|
2009-07-10 16:11:24 -06:00
|
|
|
}
|
|
|
|
|
2010-10-04 04:25:13 -06:00
|
|
|
#if defined(CONFIG_SPI_MASTER)
|
|
|
|
static int snd_soc_8_16_spi_write(void *control_data, const char *data,
|
|
|
|
int len)
|
|
|
|
{
|
|
|
|
struct spi_device *spi = control_data;
|
|
|
|
struct spi_transfer t;
|
|
|
|
struct spi_message m;
|
|
|
|
u8 msg[3];
|
|
|
|
|
|
|
|
if (len <= 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
msg[0] = data[0];
|
|
|
|
msg[1] = data[1];
|
|
|
|
msg[2] = data[2];
|
|
|
|
|
|
|
|
spi_message_init(&m);
|
|
|
|
memset(&t, 0, (sizeof t));
|
|
|
|
|
|
|
|
t.tx_buf = &msg[0];
|
|
|
|
t.len = len;
|
|
|
|
|
|
|
|
spi_message_add_tail(&t, &m);
|
|
|
|
spi_sync(spi, &m);
|
|
|
|
|
|
|
|
return len;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_8_16_spi_write NULL
|
|
|
|
#endif
|
|
|
|
|
2010-03-18 02:17:00 -06:00
|
|
|
#if defined(CONFIG_I2C) || (defined(CONFIG_I2C_MODULE) && defined(MODULE))
|
|
|
|
static unsigned int snd_soc_8_8_read_i2c(struct snd_soc_codec *codec,
|
|
|
|
unsigned int r)
|
|
|
|
{
|
|
|
|
struct i2c_msg xfer[2];
|
|
|
|
u8 reg = r;
|
|
|
|
u8 data;
|
|
|
|
int ret;
|
|
|
|
struct i2c_client *client = codec->control_data;
|
|
|
|
|
|
|
|
/* Write register */
|
|
|
|
xfer[0].addr = client->addr;
|
|
|
|
xfer[0].flags = 0;
|
|
|
|
xfer[0].len = 1;
|
|
|
|
xfer[0].buf = ®
|
|
|
|
|
|
|
|
/* Read data */
|
|
|
|
xfer[1].addr = client->addr;
|
|
|
|
xfer[1].flags = I2C_M_RD;
|
|
|
|
xfer[1].len = 1;
|
|
|
|
xfer[1].buf = &data;
|
|
|
|
|
|
|
|
ret = i2c_transfer(client->adapter, xfer, 2);
|
|
|
|
if (ret != 2) {
|
|
|
|
dev_err(&client->dev, "i2c_transfer() returned %d\n", ret);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return data;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_8_8_read_i2c NULL
|
|
|
|
#endif
|
|
|
|
|
2009-08-10 17:04:39 -06:00
|
|
|
#if defined(CONFIG_I2C) || (defined(CONFIG_I2C_MODULE) && defined(MODULE))
|
2009-07-10 16:11:24 -06:00
|
|
|
static unsigned int snd_soc_8_16_read_i2c(struct snd_soc_codec *codec,
|
|
|
|
unsigned int r)
|
|
|
|
{
|
|
|
|
struct i2c_msg xfer[2];
|
|
|
|
u8 reg = r;
|
|
|
|
u16 data;
|
|
|
|
int ret;
|
|
|
|
struct i2c_client *client = codec->control_data;
|
|
|
|
|
|
|
|
/* Write register */
|
|
|
|
xfer[0].addr = client->addr;
|
|
|
|
xfer[0].flags = 0;
|
|
|
|
xfer[0].len = 1;
|
|
|
|
xfer[0].buf = ®
|
|
|
|
|
|
|
|
/* Read data */
|
|
|
|
xfer[1].addr = client->addr;
|
|
|
|
xfer[1].flags = I2C_M_RD;
|
|
|
|
xfer[1].len = 2;
|
|
|
|
xfer[1].buf = (u8 *)&data;
|
|
|
|
|
|
|
|
ret = i2c_transfer(client->adapter, xfer, 2);
|
|
|
|
if (ret != 2) {
|
|
|
|
dev_err(&client->dev, "i2c_transfer() returned %d\n", ret);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return (data >> 8) | ((data & 0xff) << 8);
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_8_16_read_i2c NULL
|
|
|
|
#endif
|
2009-07-05 10:24:50 -06:00
|
|
|
|
2010-01-26 20:46:18 -07:00
|
|
|
#if defined(CONFIG_I2C) || (defined(CONFIG_I2C_MODULE) && defined(MODULE))
|
|
|
|
static unsigned int snd_soc_16_8_read_i2c(struct snd_soc_codec *codec,
|
|
|
|
unsigned int r)
|
|
|
|
{
|
|
|
|
struct i2c_msg xfer[2];
|
|
|
|
u16 reg = r;
|
|
|
|
u8 data;
|
|
|
|
int ret;
|
|
|
|
struct i2c_client *client = codec->control_data;
|
|
|
|
|
|
|
|
/* Write register */
|
|
|
|
xfer[0].addr = client->addr;
|
|
|
|
xfer[0].flags = 0;
|
|
|
|
xfer[0].len = 2;
|
|
|
|
xfer[0].buf = (u8 *)®
|
|
|
|
|
|
|
|
/* Read data */
|
|
|
|
xfer[1].addr = client->addr;
|
|
|
|
xfer[1].flags = I2C_M_RD;
|
|
|
|
xfer[1].len = 1;
|
|
|
|
xfer[1].buf = &data;
|
|
|
|
|
|
|
|
ret = i2c_transfer(client->adapter, xfer, 2);
|
|
|
|
if (ret != 2) {
|
|
|
|
dev_err(&client->dev, "i2c_transfer() returned %d\n", ret);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return data;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_16_8_read_i2c NULL
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static unsigned int snd_soc_16_8_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
|
|
|
unsigned int val;
|
2010-01-26 20:46:18 -07:00
|
|
|
|
|
|
|
reg &= 0xff;
|
2010-09-22 06:25:47 -06:00
|
|
|
if (reg >= codec->driver->reg_cache_size ||
|
|
|
|
snd_soc_codec_volatile_register(codec, reg)) {
|
|
|
|
if (codec->cache_only)
|
|
|
|
return -1;
|
|
|
|
|
2010-11-08 08:37:07 -07:00
|
|
|
BUG_ON(!codec->hw_read);
|
2010-09-22 06:25:47 -06:00
|
|
|
return codec->hw_read(codec, reg);
|
|
|
|
}
|
|
|
|
|
2010-11-11 03:04:57 -07:00
|
|
|
ret = snd_soc_cache_read(codec, reg, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
return val;
|
2010-01-26 20:46:18 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_16_8_write(struct snd_soc_codec *codec, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
u8 data[3];
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
data[0] = (reg >> 8) & 0xff;
|
|
|
|
data[1] = reg & 0xff;
|
|
|
|
data[2] = value;
|
|
|
|
|
|
|
|
reg &= 0xff;
|
2010-09-22 06:25:47 -06:00
|
|
|
if (!snd_soc_codec_volatile_register(codec, reg) &&
|
2010-11-11 03:04:57 -07:00
|
|
|
reg < codec->driver->reg_cache_size) {
|
|
|
|
ret = snd_soc_cache_write(codec, reg, value);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2010-02-01 11:48:03 -07:00
|
|
|
if (codec->cache_only) {
|
|
|
|
codec->cache_sync = 1;
|
2010-02-01 11:46:10 -07:00
|
|
|
return 0;
|
2010-02-01 11:48:03 -07:00
|
|
|
}
|
2010-02-01 11:46:10 -07:00
|
|
|
|
2010-01-26 20:46:18 -07:00
|
|
|
ret = codec->hw_write(codec->control_data, data, 3);
|
|
|
|
if (ret == 3)
|
|
|
|
return 0;
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
else
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if defined(CONFIG_SPI_MASTER)
|
|
|
|
static int snd_soc_16_8_spi_write(void *control_data, const char *data,
|
|
|
|
int len)
|
|
|
|
{
|
|
|
|
struct spi_device *spi = control_data;
|
|
|
|
struct spi_transfer t;
|
|
|
|
struct spi_message m;
|
|
|
|
u8 msg[3];
|
|
|
|
|
|
|
|
if (len <= 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
msg[0] = data[0];
|
|
|
|
msg[1] = data[1];
|
|
|
|
msg[2] = data[2];
|
|
|
|
|
|
|
|
spi_message_init(&m);
|
|
|
|
memset(&t, 0, (sizeof t));
|
|
|
|
|
|
|
|
t.tx_buf = &msg[0];
|
|
|
|
t.len = len;
|
|
|
|
|
|
|
|
spi_message_add_tail(&t, &m);
|
|
|
|
spi_sync(spi, &m);
|
|
|
|
|
|
|
|
return len;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_16_8_spi_write NULL
|
|
|
|
#endif
|
|
|
|
|
2010-03-05 09:27:15 -07:00
|
|
|
#if defined(CONFIG_I2C) || (defined(CONFIG_I2C_MODULE) && defined(MODULE))
|
|
|
|
static unsigned int snd_soc_16_16_read_i2c(struct snd_soc_codec *codec,
|
|
|
|
unsigned int r)
|
|
|
|
{
|
|
|
|
struct i2c_msg xfer[2];
|
|
|
|
u16 reg = cpu_to_be16(r);
|
|
|
|
u16 data;
|
|
|
|
int ret;
|
|
|
|
struct i2c_client *client = codec->control_data;
|
|
|
|
|
|
|
|
/* Write register */
|
|
|
|
xfer[0].addr = client->addr;
|
|
|
|
xfer[0].flags = 0;
|
|
|
|
xfer[0].len = 2;
|
|
|
|
xfer[0].buf = (u8 *)®
|
|
|
|
|
|
|
|
/* Read data */
|
|
|
|
xfer[1].addr = client->addr;
|
|
|
|
xfer[1].flags = I2C_M_RD;
|
|
|
|
xfer[1].len = 2;
|
|
|
|
xfer[1].buf = (u8 *)&data;
|
|
|
|
|
|
|
|
ret = i2c_transfer(client->adapter, xfer, 2);
|
|
|
|
if (ret != 2) {
|
|
|
|
dev_err(&client->dev, "i2c_transfer() returned %d\n", ret);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
return be16_to_cpu(data);
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_16_16_read_i2c NULL
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static unsigned int snd_soc_16_16_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
2010-11-11 03:04:57 -07:00
|
|
|
int ret;
|
|
|
|
unsigned int val;
|
2010-03-05 09:27:15 -07:00
|
|
|
|
2010-03-17 14:15:21 -06:00
|
|
|
if (reg >= codec->driver->reg_cache_size ||
|
2010-03-05 09:27:15 -07:00
|
|
|
snd_soc_codec_volatile_register(codec, reg)) {
|
|
|
|
if (codec->cache_only)
|
2010-09-21 10:04:07 -06:00
|
|
|
return -1;
|
2010-03-05 09:27:15 -07:00
|
|
|
|
2010-11-08 08:37:07 -07:00
|
|
|
BUG_ON(!codec->hw_read);
|
2010-03-05 09:27:15 -07:00
|
|
|
return codec->hw_read(codec, reg);
|
|
|
|
}
|
|
|
|
|
2010-11-11 03:04:57 -07:00
|
|
|
ret = snd_soc_cache_read(codec, reg, &val);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
|
|
|
|
return val;
|
2010-03-05 09:27:15 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_16_16_write(struct snd_soc_codec *codec, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
u8 data[4];
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
data[0] = (reg >> 8) & 0xff;
|
|
|
|
data[1] = reg & 0xff;
|
|
|
|
data[2] = (value >> 8) & 0xff;
|
|
|
|
data[3] = value & 0xff;
|
|
|
|
|
2010-09-22 06:25:47 -06:00
|
|
|
if (!snd_soc_codec_volatile_register(codec, reg) &&
|
2010-11-11 03:04:57 -07:00
|
|
|
reg < codec->driver->reg_cache_size) {
|
|
|
|
ret = snd_soc_cache_write(codec, reg, value);
|
|
|
|
if (ret < 0)
|
|
|
|
return -1;
|
|
|
|
}
|
2010-03-05 09:27:15 -07:00
|
|
|
|
|
|
|
if (codec->cache_only) {
|
|
|
|
codec->cache_sync = 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = codec->hw_write(codec->control_data, data, 4);
|
|
|
|
if (ret == 4)
|
|
|
|
return 0;
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
else
|
|
|
|
return -EIO;
|
|
|
|
}
|
2010-01-26 20:46:18 -07:00
|
|
|
|
2010-10-04 04:25:13 -06:00
|
|
|
#if defined(CONFIG_SPI_MASTER)
|
|
|
|
static int snd_soc_16_16_spi_write(void *control_data, const char *data,
|
|
|
|
int len)
|
|
|
|
{
|
|
|
|
struct spi_device *spi = control_data;
|
|
|
|
struct spi_transfer t;
|
|
|
|
struct spi_message m;
|
|
|
|
u8 msg[4];
|
|
|
|
|
|
|
|
if (len <= 0)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
msg[0] = data[0];
|
|
|
|
msg[1] = data[1];
|
|
|
|
msg[2] = data[2];
|
|
|
|
msg[3] = data[3];
|
|
|
|
|
|
|
|
spi_message_init(&m);
|
|
|
|
memset(&t, 0, (sizeof t));
|
|
|
|
|
|
|
|
t.tx_buf = &msg[0];
|
|
|
|
t.len = len;
|
|
|
|
|
|
|
|
spi_message_add_tail(&t, &m);
|
|
|
|
spi_sync(spi, &m);
|
|
|
|
|
|
|
|
return len;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define snd_soc_16_16_spi_write NULL
|
|
|
|
#endif
|
|
|
|
|
2009-07-05 10:24:50 -06:00
|
|
|
static struct {
|
|
|
|
int addr_bits;
|
|
|
|
int data_bits;
|
2009-07-10 16:11:24 -06:00
|
|
|
int (*write)(struct snd_soc_codec *codec, unsigned int, unsigned int);
|
2009-07-10 16:28:16 -06:00
|
|
|
int (*spi_write)(void *, const char *, int);
|
2009-07-05 10:24:50 -06:00
|
|
|
unsigned int (*read)(struct snd_soc_codec *, unsigned int);
|
2009-07-10 16:11:24 -06:00
|
|
|
unsigned int (*i2c_read)(struct snd_soc_codec *, unsigned int);
|
2009-07-05 10:24:50 -06:00
|
|
|
} io_types[] = {
|
2010-01-26 20:46:17 -07:00
|
|
|
{
|
|
|
|
.addr_bits = 4, .data_bits = 12,
|
|
|
|
.write = snd_soc_4_12_write, .read = snd_soc_4_12_read,
|
|
|
|
.spi_write = snd_soc_4_12_spi_write,
|
|
|
|
},
|
2009-09-21 05:21:47 -06:00
|
|
|
{
|
|
|
|
.addr_bits = 7, .data_bits = 9,
|
|
|
|
.write = snd_soc_7_9_write, .read = snd_soc_7_9_read,
|
2009-12-30 19:30:34 -07:00
|
|
|
.spi_write = snd_soc_7_9_spi_write,
|
2009-09-21 05:21:47 -06:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.addr_bits = 8, .data_bits = 8,
|
|
|
|
.write = snd_soc_8_8_write, .read = snd_soc_8_8_read,
|
2010-03-18 02:17:00 -06:00
|
|
|
.i2c_read = snd_soc_8_8_read_i2c,
|
2010-10-04 04:25:13 -06:00
|
|
|
.spi_write = snd_soc_8_8_spi_write,
|
2009-09-21 05:21:47 -06:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.addr_bits = 8, .data_bits = 16,
|
|
|
|
.write = snd_soc_8_16_write, .read = snd_soc_8_16_read,
|
|
|
|
.i2c_read = snd_soc_8_16_read_i2c,
|
2010-10-04 04:25:13 -06:00
|
|
|
.spi_write = snd_soc_8_16_spi_write,
|
2009-09-21 05:21:47 -06:00
|
|
|
},
|
2010-01-26 20:46:18 -07:00
|
|
|
{
|
|
|
|
.addr_bits = 16, .data_bits = 8,
|
|
|
|
.write = snd_soc_16_8_write, .read = snd_soc_16_8_read,
|
|
|
|
.i2c_read = snd_soc_16_8_read_i2c,
|
|
|
|
.spi_write = snd_soc_16_8_spi_write,
|
|
|
|
},
|
2010-03-05 09:27:15 -07:00
|
|
|
{
|
|
|
|
.addr_bits = 16, .data_bits = 16,
|
|
|
|
.write = snd_soc_16_16_write, .read = snd_soc_16_16_read,
|
|
|
|
.i2c_read = snd_soc_16_16_read_i2c,
|
2010-10-04 04:25:13 -06:00
|
|
|
.spi_write = snd_soc_16_16_spi_write,
|
2010-03-05 09:27:15 -07:00
|
|
|
},
|
2009-07-05 10:24:50 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* snd_soc_codec_set_cache_io: Set up standard I/O functions.
|
|
|
|
*
|
|
|
|
* @codec: CODEC to configure.
|
|
|
|
* @type: Type of cache.
|
|
|
|
* @addr_bits: Number of bits of register address data.
|
|
|
|
* @data_bits: Number of bits of data per register.
|
2009-07-10 15:24:27 -06:00
|
|
|
* @control: Control bus used.
|
2009-07-05 10:24:50 -06:00
|
|
|
*
|
|
|
|
* Register formats are frequently shared between many I2C and SPI
|
|
|
|
* devices. In order to promote code reuse the ASoC core provides
|
|
|
|
* some standard implementations of CODEC read and write operations
|
|
|
|
* which can be set up using this function.
|
|
|
|
*
|
|
|
|
* The caller is responsible for allocating and initialising the
|
|
|
|
* actual cache.
|
|
|
|
*
|
|
|
|
* Note that at present this code cannot be used by CODECs with
|
|
|
|
* volatile registers.
|
|
|
|
*/
|
|
|
|
int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
|
2009-07-10 15:24:27 -06:00
|
|
|
int addr_bits, int data_bits,
|
|
|
|
enum snd_soc_control_type control)
|
2009-07-05 10:24:50 -06:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(io_types); i++)
|
|
|
|
if (io_types[i].addr_bits == addr_bits &&
|
|
|
|
io_types[i].data_bits == data_bits)
|
|
|
|
break;
|
|
|
|
if (i == ARRAY_SIZE(io_types)) {
|
|
|
|
printk(KERN_ERR
|
|
|
|
"No I/O functions for %d bit address %d bit data\n",
|
|
|
|
addr_bits, data_bits);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2010-03-17 14:15:21 -06:00
|
|
|
codec->driver->write = io_types[i].write;
|
|
|
|
codec->driver->read = io_types[i].read;
|
2009-07-05 10:24:50 -06:00
|
|
|
|
2009-07-10 15:24:27 -06:00
|
|
|
switch (control) {
|
|
|
|
case SND_SOC_CUSTOM:
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SND_SOC_I2C:
|
2009-08-10 17:04:39 -06:00
|
|
|
#if defined(CONFIG_I2C) || (defined(CONFIG_I2C_MODULE) && defined(MODULE))
|
2009-07-10 15:24:27 -06:00
|
|
|
codec->hw_write = (hw_write_t)i2c_master_send;
|
|
|
|
#endif
|
2009-07-10 16:11:24 -06:00
|
|
|
if (io_types[i].i2c_read)
|
|
|
|
codec->hw_read = io_types[i].i2c_read;
|
2010-08-12 03:59:15 -06:00
|
|
|
|
|
|
|
codec->control_data = container_of(codec->dev,
|
|
|
|
struct i2c_client,
|
|
|
|
dev);
|
2009-07-10 15:24:27 -06:00
|
|
|
break;
|
|
|
|
|
|
|
|
case SND_SOC_SPI:
|
2009-07-10 16:28:16 -06:00
|
|
|
if (io_types[i].spi_write)
|
|
|
|
codec->hw_write = io_types[i].spi_write;
|
2010-08-12 03:59:15 -06:00
|
|
|
|
|
|
|
codec->control_data = container_of(codec->dev,
|
|
|
|
struct spi_device,
|
|
|
|
dev);
|
2009-07-10 15:24:27 -06:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2009-07-05 10:24:50 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(snd_soc_codec_set_cache_io);
|
2010-11-11 03:04:57 -07:00
|
|
|
|
2010-11-11 03:04:58 -07:00
|
|
|
struct snd_soc_lzo_ctx {
|
|
|
|
void *wmem;
|
|
|
|
void *dst;
|
|
|
|
const void *src;
|
|
|
|
size_t src_len;
|
|
|
|
size_t dst_len;
|
|
|
|
size_t decompressed_size;
|
|
|
|
unsigned long *sync_bmp;
|
|
|
|
int sync_bmp_nbits;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define LZO_BLOCK_NUM 8
|
|
|
|
static int snd_soc_lzo_block_count(void)
|
|
|
|
{
|
|
|
|
return LZO_BLOCK_NUM;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_prepare(struct snd_soc_lzo_ctx *lzo_ctx)
|
|
|
|
{
|
|
|
|
lzo_ctx->wmem = kmalloc(LZO1X_MEM_COMPRESS, GFP_KERNEL);
|
|
|
|
if (!lzo_ctx->wmem)
|
|
|
|
return -ENOMEM;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_compress(struct snd_soc_lzo_ctx *lzo_ctx)
|
|
|
|
{
|
|
|
|
size_t compress_size;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = lzo1x_1_compress(lzo_ctx->src, lzo_ctx->src_len,
|
|
|
|
lzo_ctx->dst, &compress_size, lzo_ctx->wmem);
|
|
|
|
if (ret != LZO_E_OK || compress_size > lzo_ctx->dst_len)
|
|
|
|
return -EINVAL;
|
|
|
|
lzo_ctx->dst_len = compress_size;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_decompress(struct snd_soc_lzo_ctx *lzo_ctx)
|
|
|
|
{
|
|
|
|
size_t dst_len;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
dst_len = lzo_ctx->dst_len;
|
|
|
|
ret = lzo1x_decompress_safe(lzo_ctx->src, lzo_ctx->src_len,
|
|
|
|
lzo_ctx->dst, &dst_len);
|
|
|
|
if (ret != LZO_E_OK || dst_len != lzo_ctx->dst_len)
|
|
|
|
return -EINVAL;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_compress_cache_block(struct snd_soc_codec *codec,
|
|
|
|
struct snd_soc_lzo_ctx *lzo_ctx)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
lzo_ctx->dst_len = lzo1x_worst_compress(PAGE_SIZE);
|
|
|
|
lzo_ctx->dst = kmalloc(lzo_ctx->dst_len, GFP_KERNEL);
|
|
|
|
if (!lzo_ctx->dst) {
|
|
|
|
lzo_ctx->dst_len = 0;
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = snd_soc_lzo_compress(lzo_ctx);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_decompress_cache_block(struct snd_soc_codec *codec,
|
|
|
|
struct snd_soc_lzo_ctx *lzo_ctx)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
lzo_ctx->dst_len = lzo_ctx->decompressed_size;
|
|
|
|
lzo_ctx->dst = kmalloc(lzo_ctx->dst_len, GFP_KERNEL);
|
|
|
|
if (!lzo_ctx->dst) {
|
|
|
|
lzo_ctx->dst_len = 0;
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = snd_soc_lzo_decompress(lzo_ctx);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int snd_soc_lzo_get_blkindex(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec_driver *codec_drv;
|
|
|
|
size_t reg_size;
|
|
|
|
|
|
|
|
codec_drv = codec->driver;
|
|
|
|
reg_size = codec_drv->reg_cache_size * codec_drv->reg_word_size;
|
|
|
|
return (reg * codec_drv->reg_word_size) /
|
|
|
|
DIV_ROUND_UP(reg_size, snd_soc_lzo_block_count());
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int snd_soc_lzo_get_blkpos(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec_driver *codec_drv;
|
|
|
|
size_t reg_size;
|
|
|
|
|
|
|
|
codec_drv = codec->driver;
|
|
|
|
reg_size = codec_drv->reg_cache_size * codec_drv->reg_word_size;
|
|
|
|
return reg % (DIV_ROUND_UP(reg_size, snd_soc_lzo_block_count()) /
|
|
|
|
codec_drv->reg_word_size);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int snd_soc_lzo_get_blksize(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec_driver *codec_drv;
|
|
|
|
size_t reg_size;
|
|
|
|
|
|
|
|
codec_drv = codec->driver;
|
|
|
|
reg_size = codec_drv->reg_cache_size * codec_drv->reg_word_size;
|
|
|
|
return DIV_ROUND_UP(reg_size, snd_soc_lzo_block_count());
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_cache_sync(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
struct snd_soc_lzo_ctx **lzo_blocks;
|
|
|
|
unsigned int val;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
lzo_blocks = codec->reg_cache;
|
|
|
|
for_each_set_bit(i, lzo_blocks[0]->sync_bmp, lzo_blocks[0]->sync_bmp_nbits) {
|
|
|
|
snd_soc_cache_read(codec, i, &val);
|
|
|
|
snd_soc_write(codec, i, val);
|
|
|
|
dev_dbg(codec->dev, "Synced register %#x, value = %#x\n",
|
|
|
|
i, val);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_cache_write(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg, unsigned int value)
|
|
|
|
{
|
|
|
|
struct snd_soc_lzo_ctx *lzo_block, **lzo_blocks;
|
|
|
|
int ret, blkindex, blkpos;
|
|
|
|
size_t blksize, tmp_dst_len;
|
|
|
|
void *tmp_dst;
|
|
|
|
|
|
|
|
/* index of the compressed lzo block */
|
|
|
|
blkindex = snd_soc_lzo_get_blkindex(codec, reg);
|
|
|
|
/* register index within the decompressed block */
|
|
|
|
blkpos = snd_soc_lzo_get_blkpos(codec, reg);
|
|
|
|
/* size of the compressed block */
|
|
|
|
blksize = snd_soc_lzo_get_blksize(codec);
|
|
|
|
lzo_blocks = codec->reg_cache;
|
|
|
|
lzo_block = lzo_blocks[blkindex];
|
|
|
|
|
|
|
|
/* save the pointer and length of the compressed block */
|
|
|
|
tmp_dst = lzo_block->dst;
|
|
|
|
tmp_dst_len = lzo_block->dst_len;
|
|
|
|
|
|
|
|
/* prepare the source to be the compressed block */
|
|
|
|
lzo_block->src = lzo_block->dst;
|
|
|
|
lzo_block->src_len = lzo_block->dst_len;
|
|
|
|
|
|
|
|
/* decompress the block */
|
|
|
|
ret = snd_soc_lzo_decompress_cache_block(codec, lzo_block);
|
|
|
|
if (ret < 0) {
|
|
|
|
kfree(lzo_block->dst);
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* write the new value to the cache */
|
|
|
|
switch (codec->driver->reg_word_size) {
|
|
|
|
case 1: {
|
|
|
|
u8 *cache;
|
|
|
|
cache = lzo_block->dst;
|
|
|
|
if (cache[blkpos] == value) {
|
|
|
|
kfree(lzo_block->dst);
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
cache[blkpos] = value;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2: {
|
|
|
|
u16 *cache;
|
|
|
|
cache = lzo_block->dst;
|
|
|
|
if (cache[blkpos] == value) {
|
|
|
|
kfree(lzo_block->dst);
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
cache[blkpos] = value;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
|
|
|
|
/* prepare the source to be the decompressed block */
|
|
|
|
lzo_block->src = lzo_block->dst;
|
|
|
|
lzo_block->src_len = lzo_block->dst_len;
|
|
|
|
|
|
|
|
/* compress the block */
|
|
|
|
ret = snd_soc_lzo_compress_cache_block(codec, lzo_block);
|
|
|
|
if (ret < 0) {
|
|
|
|
kfree(lzo_block->dst);
|
|
|
|
kfree(lzo_block->src);
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* set the bit so we know we have to sync this register */
|
|
|
|
set_bit(reg, lzo_block->sync_bmp);
|
|
|
|
kfree(tmp_dst);
|
|
|
|
kfree(lzo_block->src);
|
|
|
|
return 0;
|
|
|
|
out:
|
|
|
|
lzo_block->dst = tmp_dst;
|
|
|
|
lzo_block->dst_len = tmp_dst_len;
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_cache_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg, unsigned int *value)
|
|
|
|
{
|
|
|
|
struct snd_soc_lzo_ctx *lzo_block, **lzo_blocks;
|
|
|
|
int ret, blkindex, blkpos;
|
|
|
|
size_t blksize, tmp_dst_len;
|
|
|
|
void *tmp_dst;
|
|
|
|
|
|
|
|
*value = 0;
|
|
|
|
/* index of the compressed lzo block */
|
|
|
|
blkindex = snd_soc_lzo_get_blkindex(codec, reg);
|
|
|
|
/* register index within the decompressed block */
|
|
|
|
blkpos = snd_soc_lzo_get_blkpos(codec, reg);
|
|
|
|
/* size of the compressed block */
|
|
|
|
blksize = snd_soc_lzo_get_blksize(codec);
|
|
|
|
lzo_blocks = codec->reg_cache;
|
|
|
|
lzo_block = lzo_blocks[blkindex];
|
|
|
|
|
|
|
|
/* save the pointer and length of the compressed block */
|
|
|
|
tmp_dst = lzo_block->dst;
|
|
|
|
tmp_dst_len = lzo_block->dst_len;
|
|
|
|
|
|
|
|
/* prepare the source to be the compressed block */
|
|
|
|
lzo_block->src = lzo_block->dst;
|
|
|
|
lzo_block->src_len = lzo_block->dst_len;
|
|
|
|
|
|
|
|
/* decompress the block */
|
|
|
|
ret = snd_soc_lzo_decompress_cache_block(codec, lzo_block);
|
|
|
|
if (ret >= 0) {
|
|
|
|
/* fetch the value from the cache */
|
|
|
|
switch (codec->driver->reg_word_size) {
|
|
|
|
case 1: {
|
|
|
|
u8 *cache;
|
|
|
|
cache = lzo_block->dst;
|
|
|
|
*value = cache[blkpos];
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2: {
|
|
|
|
u16 *cache;
|
|
|
|
cache = lzo_block->dst;
|
|
|
|
*value = cache[blkpos];
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
kfree(lzo_block->dst);
|
|
|
|
/* restore the pointer and length of the compressed block */
|
|
|
|
lzo_block->dst = tmp_dst;
|
|
|
|
lzo_block->dst_len = tmp_dst_len;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_cache_exit(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
struct snd_soc_lzo_ctx **lzo_blocks;
|
|
|
|
int i, blkcount;
|
|
|
|
|
|
|
|
lzo_blocks = codec->reg_cache;
|
|
|
|
if (!lzo_blocks)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
blkcount = snd_soc_lzo_block_count();
|
|
|
|
/*
|
|
|
|
* the pointer to the bitmap used for syncing the cache
|
|
|
|
* is shared amongst all lzo_blocks. Ensure it is freed
|
|
|
|
* only once.
|
|
|
|
*/
|
|
|
|
if (lzo_blocks[0])
|
|
|
|
kfree(lzo_blocks[0]->sync_bmp);
|
|
|
|
for (i = 0; i < blkcount; ++i) {
|
|
|
|
if (lzo_blocks[i]) {
|
|
|
|
kfree(lzo_blocks[i]->wmem);
|
|
|
|
kfree(lzo_blocks[i]->dst);
|
|
|
|
}
|
|
|
|
/* each lzo_block is a pointer returned by kmalloc or NULL */
|
|
|
|
kfree(lzo_blocks[i]);
|
|
|
|
}
|
|
|
|
kfree(lzo_blocks);
|
|
|
|
codec->reg_cache = NULL;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_lzo_cache_init(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
struct snd_soc_lzo_ctx **lzo_blocks;
|
|
|
|
size_t reg_size, bmp_size;
|
|
|
|
struct snd_soc_codec_driver *codec_drv;
|
|
|
|
int ret, tofree, i, blksize, blkcount;
|
|
|
|
const char *p, *end;
|
|
|
|
unsigned long *sync_bmp;
|
|
|
|
|
|
|
|
ret = 0;
|
|
|
|
codec_drv = codec->driver;
|
|
|
|
reg_size = codec_drv->reg_cache_size * codec_drv->reg_word_size;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If we have not been given a default register cache
|
|
|
|
* then allocate a dummy zero-ed out region, compress it
|
|
|
|
* and remember to free it afterwards.
|
|
|
|
*/
|
|
|
|
tofree = 0;
|
|
|
|
if (!codec_drv->reg_cache_default)
|
|
|
|
tofree = 1;
|
|
|
|
|
|
|
|
if (!codec_drv->reg_cache_default) {
|
|
|
|
codec_drv->reg_cache_default = kzalloc(reg_size,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!codec_drv->reg_cache_default)
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
blkcount = snd_soc_lzo_block_count();
|
|
|
|
codec->reg_cache = kzalloc(blkcount * sizeof *lzo_blocks,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!codec->reg_cache) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err_tofree;
|
|
|
|
}
|
|
|
|
lzo_blocks = codec->reg_cache;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* allocate a bitmap to be used when syncing the cache with
|
|
|
|
* the hardware. Each time a register is modified, the corresponding
|
|
|
|
* bit is set in the bitmap, so we know that we have to sync
|
|
|
|
* that register.
|
|
|
|
*/
|
|
|
|
bmp_size = codec_drv->reg_cache_size;
|
|
|
|
sync_bmp = kmalloc(BITS_TO_LONGS(bmp_size) * sizeof (long),
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!sync_bmp) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
bitmap_zero(sync_bmp, reg_size);
|
|
|
|
|
|
|
|
/* allocate the lzo blocks and initialize them */
|
|
|
|
for (i = 0; i < blkcount; ++i) {
|
|
|
|
lzo_blocks[i] = kzalloc(sizeof **lzo_blocks,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!lzo_blocks[i]) {
|
|
|
|
kfree(sync_bmp);
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
lzo_blocks[i]->sync_bmp = sync_bmp;
|
|
|
|
lzo_blocks[i]->sync_bmp_nbits = reg_size;
|
|
|
|
/* alloc the working space for the compressed block */
|
|
|
|
ret = snd_soc_lzo_prepare(lzo_blocks[i]);
|
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
|
|
|
blksize = snd_soc_lzo_get_blksize(codec);
|
|
|
|
p = codec_drv->reg_cache_default;
|
|
|
|
end = codec_drv->reg_cache_default + reg_size;
|
|
|
|
/* compress the register map and fill the lzo blocks */
|
|
|
|
for (i = 0; i < blkcount; ++i, p += blksize) {
|
|
|
|
lzo_blocks[i]->src = p;
|
|
|
|
if (p + blksize > end)
|
|
|
|
lzo_blocks[i]->src_len = end - p;
|
|
|
|
else
|
|
|
|
lzo_blocks[i]->src_len = blksize;
|
|
|
|
ret = snd_soc_lzo_compress_cache_block(codec,
|
|
|
|
lzo_blocks[i]);
|
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
|
|
|
lzo_blocks[i]->decompressed_size =
|
|
|
|
lzo_blocks[i]->src_len;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (tofree)
|
|
|
|
kfree(codec_drv->reg_cache_default);
|
|
|
|
return 0;
|
|
|
|
err:
|
|
|
|
snd_soc_cache_exit(codec);
|
|
|
|
err_tofree:
|
|
|
|
if (tofree)
|
|
|
|
kfree(codec_drv->reg_cache_default);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-11-11 03:04:57 -07:00
|
|
|
static int snd_soc_flat_cache_sync(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
struct snd_soc_codec_driver *codec_drv;
|
|
|
|
unsigned int val;
|
|
|
|
|
|
|
|
codec_drv = codec->driver;
|
|
|
|
for (i = 0; i < codec_drv->reg_cache_size; ++i) {
|
|
|
|
snd_soc_cache_read(codec, i, &val);
|
|
|
|
if (codec_drv->reg_cache_default) {
|
|
|
|
switch (codec_drv->reg_word_size) {
|
|
|
|
case 1: {
|
|
|
|
const u8 *cache;
|
|
|
|
|
|
|
|
cache = codec_drv->reg_cache_default;
|
|
|
|
if (cache[i] == val)
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2: {
|
|
|
|
const u16 *cache;
|
|
|
|
|
|
|
|
cache = codec_drv->reg_cache_default;
|
|
|
|
if (cache[i] == val)
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
snd_soc_write(codec, i, val);
|
|
|
|
dev_dbg(codec->dev, "Synced register %#x, value = %#x\n",
|
|
|
|
i, val);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_flat_cache_write(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg, unsigned int value)
|
|
|
|
{
|
|
|
|
switch (codec->driver->reg_word_size) {
|
|
|
|
case 1: {
|
|
|
|
u8 *cache;
|
|
|
|
|
|
|
|
cache = codec->reg_cache;
|
|
|
|
cache[reg] = value;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2: {
|
|
|
|
u16 *cache;
|
|
|
|
|
|
|
|
cache = codec->reg_cache;
|
|
|
|
cache[reg] = value;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_flat_cache_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg, unsigned int *value)
|
|
|
|
{
|
|
|
|
switch (codec->driver->reg_word_size) {
|
|
|
|
case 1: {
|
|
|
|
u8 *cache;
|
|
|
|
|
|
|
|
cache = codec->reg_cache;
|
|
|
|
*value = cache[reg];
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 2: {
|
|
|
|
u16 *cache;
|
|
|
|
|
|
|
|
cache = codec->reg_cache;
|
|
|
|
*value = cache[reg];
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_flat_cache_exit(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
if (!codec->reg_cache)
|
|
|
|
return 0;
|
|
|
|
kfree(codec->reg_cache);
|
|
|
|
codec->reg_cache = NULL;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int snd_soc_flat_cache_init(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec_driver *codec_drv;
|
|
|
|
size_t reg_size;
|
|
|
|
|
|
|
|
codec_drv = codec->driver;
|
|
|
|
reg_size = codec_drv->reg_cache_size * codec_drv->reg_word_size;
|
|
|
|
|
|
|
|
if (codec_drv->reg_cache_default)
|
|
|
|
codec->reg_cache = kmemdup(codec_drv->reg_cache_default,
|
|
|
|
reg_size, GFP_KERNEL);
|
|
|
|
else
|
|
|
|
codec->reg_cache = kzalloc(reg_size, GFP_KERNEL);
|
|
|
|
if (!codec->reg_cache)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* an array of all supported compression types */
|
|
|
|
static const struct snd_soc_cache_ops cache_types[] = {
|
|
|
|
{
|
|
|
|
.id = SND_SOC_NO_COMPRESSION,
|
|
|
|
.init = snd_soc_flat_cache_init,
|
|
|
|
.exit = snd_soc_flat_cache_exit,
|
|
|
|
.read = snd_soc_flat_cache_read,
|
|
|
|
.write = snd_soc_flat_cache_write,
|
|
|
|
.sync = snd_soc_flat_cache_sync
|
2010-11-11 03:04:58 -07:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.id = SND_SOC_LZO_COMPRESSION,
|
|
|
|
.init = snd_soc_lzo_cache_init,
|
|
|
|
.exit = snd_soc_lzo_cache_exit,
|
|
|
|
.read = snd_soc_lzo_cache_read,
|
|
|
|
.write = snd_soc_lzo_cache_write,
|
|
|
|
.sync = snd_soc_lzo_cache_sync
|
2010-11-11 03:04:57 -07:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
int snd_soc_cache_init(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(cache_types); ++i)
|
|
|
|
if (cache_types[i].id == codec->driver->compress_type)
|
|
|
|
break;
|
|
|
|
if (i == ARRAY_SIZE(cache_types)) {
|
|
|
|
dev_err(codec->dev, "Could not match compress type: %d\n",
|
|
|
|
codec->driver->compress_type);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_init(&codec->cache_rw_mutex);
|
|
|
|
codec->cache_ops = &cache_types[i];
|
|
|
|
|
|
|
|
if (codec->cache_ops->init)
|
|
|
|
return codec->cache_ops->init(codec);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* NOTE: keep in mind that this function might be called
|
|
|
|
* multiple times.
|
|
|
|
*/
|
|
|
|
int snd_soc_cache_exit(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
if (codec->cache_ops && codec->cache_ops->exit)
|
|
|
|
return codec->cache_ops->exit(codec);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* snd_soc_cache_read: Fetch the value of a given register from the cache.
|
|
|
|
*
|
|
|
|
* @codec: CODEC to configure.
|
|
|
|
* @reg: The register index.
|
|
|
|
* @value: The value to be returned.
|
|
|
|
*/
|
|
|
|
int snd_soc_cache_read(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg, unsigned int *value)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
mutex_lock(&codec->cache_rw_mutex);
|
|
|
|
|
|
|
|
if (value && codec->cache_ops && codec->cache_ops->read) {
|
|
|
|
ret = codec->cache_ops->read(codec, reg, value);
|
|
|
|
mutex_unlock(&codec->cache_rw_mutex);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&codec->cache_rw_mutex);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(snd_soc_cache_read);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* snd_soc_cache_write: Set the value of a given register in the cache.
|
|
|
|
*
|
|
|
|
* @codec: CODEC to configure.
|
|
|
|
* @reg: The register index.
|
|
|
|
* @value: The new register value.
|
|
|
|
*/
|
|
|
|
int snd_soc_cache_write(struct snd_soc_codec *codec,
|
|
|
|
unsigned int reg, unsigned int value)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
mutex_lock(&codec->cache_rw_mutex);
|
|
|
|
|
|
|
|
if (codec->cache_ops && codec->cache_ops->write) {
|
|
|
|
ret = codec->cache_ops->write(codec, reg, value);
|
|
|
|
mutex_unlock(&codec->cache_rw_mutex);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&codec->cache_rw_mutex);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(snd_soc_cache_write);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* snd_soc_cache_sync: Sync the register cache with the hardware.
|
|
|
|
*
|
|
|
|
* @codec: CODEC to configure.
|
|
|
|
*
|
|
|
|
* Any registers that should not be synced should be marked as
|
|
|
|
* volatile. In general drivers can choose not to use the provided
|
|
|
|
* syncing functionality if they so require.
|
|
|
|
*/
|
|
|
|
int snd_soc_cache_sync(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!codec->cache_sync) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (codec->cache_ops && codec->cache_ops->sync) {
|
|
|
|
ret = codec->cache_ops->sync(codec);
|
|
|
|
if (!ret)
|
|
|
|
codec->cache_sync = 0;
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(snd_soc_cache_sync);
|