50 lines
1.3 KiB
ArmAsm
50 lines
1.3 KiB
ArmAsm
|
/*
|
||
|
|
* SMP support: Entry point for secondary CPUs
|
||
|
|
*
|
||
|
|
* Copyright (C) 2012 Marvell
|
||
|
|
*
|
||
|
|
* Yehuda Yitschak <yehuday@marvell.com>
|
||
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
||
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
||
|
|
*
|
||
|
|
* This file is licensed under the terms of the GNU General Public
|
||
|
|
* License version 2. This program is licensed "as is" without any
|
||
|
|
* warranty of any kind, whether express or implied.
|
||
|
|
*
|
||
|
|
* This file implements the assembly entry point for secondary CPUs in
|
||
|
|
* an SMP kernel. The only thing we need to do is to add the CPU to
|
||
|
|
* the coherency fabric by writing to 2 registers. Currently the base
|
||
|
|
* register addresses are hard coded due to the early initialisation
|
||
|
|
* problems.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/linkage.h>
|
||
|
|
#include <linux/init.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* At this stage the secondary CPUs don't have acces yet to the MMU, so
|
||
|
|
* we have to provide physical addresses
|
||
|
|
*/
|
||
|
|
#define ARMADA_XP_CFB_BASE 0xD0020200
|
||
|
|
|
||
|
|
__CPUINIT
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Armada XP specific entry point for secondary CPUs.
|
||
|
|
* We add the CPU to the coherency fabric and then jump to secondary
|
||
|
|
* startup
|
||
|
|
*/
|
||
|
|
ENTRY(armada_xp_secondary_startup)
|
||
|
|
|
||
|
|
/* Read CPU id */
|
||
|
|
mrc p15, 0, r1, c0, c0, 5
|
||
|
|
and r1, r1, #0xF
|
||
|
|
|
||
|
|
/* Add CPU to coherency fabric */
|
||
|
|
ldr r0, =ARMADA_XP_CFB_BASE
|
||
|
|
|
||
|
|
bl ll_set_cpu_coherent
|
||
|
|
b secondary_startup
|
||
|
|
|
||
|
|
ENDPROC(armada_xp_secondary_startup)
|