2007-12-16 22:59:56 -07:00
|
|
|
#ifndef __KVM_X86_LAPIC_H
|
|
|
|
#define __KVM_X86_LAPIC_H
|
|
|
|
|
2015-03-26 08:39:29 -06:00
|
|
|
#include <kvm/iodev.h>
|
2007-12-16 22:59:56 -07:00
|
|
|
|
|
|
|
#include <linux/kvm_host.h>
|
|
|
|
|
2013-03-13 05:42:34 -06:00
|
|
|
#define KVM_APIC_INIT 0
|
|
|
|
#define KVM_APIC_SIPI 1
|
2016-05-04 13:09:40 -06:00
|
|
|
#define KVM_APIC_LVT_NUM 6
|
2013-03-13 05:42:34 -06:00
|
|
|
|
2016-05-04 13:09:48 -06:00
|
|
|
#define KVM_APIC_SHORT_MASK 0xc0000
|
|
|
|
#define KVM_APIC_DEST_MASK 0x800
|
|
|
|
|
2012-07-26 09:01:50 -06:00
|
|
|
struct kvm_timer {
|
|
|
|
struct hrtimer timer;
|
|
|
|
s64 period; /* unit: ns */
|
2014-10-30 08:06:46 -06:00
|
|
|
u32 timer_mode;
|
2012-07-26 09:01:50 -06:00
|
|
|
u32 timer_mode_mask;
|
|
|
|
u64 tscdeadline;
|
2014-12-16 07:08:15 -07:00
|
|
|
u64 expired_tscdeadline;
|
2012-07-26 09:01:50 -06:00
|
|
|
atomic_t pending; /* accumulated triggered timers */
|
2016-06-13 15:20:01 -06:00
|
|
|
bool hv_timer_in_use;
|
2012-07-26 09:01:50 -06:00
|
|
|
};
|
|
|
|
|
2007-12-16 22:59:56 -07:00
|
|
|
struct kvm_lapic {
|
|
|
|
unsigned long base_address;
|
|
|
|
struct kvm_io_device dev;
|
2009-02-23 06:57:41 -07:00
|
|
|
struct kvm_timer lapic_timer;
|
|
|
|
u32 divide_count;
|
2007-12-16 22:59:56 -07:00
|
|
|
struct kvm_vcpu *vcpu;
|
2014-10-30 08:06:45 -06:00
|
|
|
bool sw_enabled;
|
2009-06-11 02:06:51 -06:00
|
|
|
bool irr_pending;
|
2015-06-30 14:19:16 -06:00
|
|
|
bool lvt0_in_nmi_mode;
|
2012-06-24 10:24:26 -06:00
|
|
|
/* Number of bits set in ISR. */
|
|
|
|
s16 isr_count;
|
|
|
|
/* The highest vector set in ISR; if -1 - invalid, must scan ISR. */
|
|
|
|
int highest_isr_cache;
|
2012-06-24 10:24:19 -06:00
|
|
|
/**
|
|
|
|
* APIC register page. The layout matches the register layout seen by
|
|
|
|
* the guest 1:1, because it is accessed by the vmx microcode.
|
|
|
|
* Note: Only one register, the TPR, is used by the microcode.
|
|
|
|
*/
|
2007-12-16 22:59:56 -07:00
|
|
|
void *regs;
|
2007-10-25 08:52:32 -06:00
|
|
|
gpa_t vapic_addr;
|
2013-11-20 11:23:22 -07:00
|
|
|
struct gfn_to_hva_cache vapic_cache;
|
2013-03-13 05:42:34 -06:00
|
|
|
unsigned long pending_events;
|
|
|
|
unsigned int sipi_vector;
|
2007-12-16 22:59:56 -07:00
|
|
|
};
|
2016-02-29 08:04:43 -07:00
|
|
|
|
|
|
|
struct dest_map;
|
|
|
|
|
2007-12-16 22:59:56 -07:00
|
|
|
int kvm_create_lapic(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_free_lapic(struct kvm_vcpu *vcpu);
|
|
|
|
|
|
|
|
int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu);
|
|
|
|
int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu);
|
|
|
|
int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu);
|
2013-03-13 05:42:34 -06:00
|
|
|
void kvm_apic_accept_events(struct kvm_vcpu *vcpu);
|
KVM: x86: INIT and reset sequences are different
x86 architecture defines differences between the reset and INIT sequences.
INIT does not initialize the FPU (including MMX, XMM, YMM, etc.), TSC, PMU,
MSRs (in general), MTRRs machine-check, APIC ID, APIC arbitration ID and BSP.
References (from Intel SDM):
"If the MP protocol has completed and a BSP is chosen, subsequent INITs (either
to a specific processor or system wide) do not cause the MP protocol to be
repeated." [8.4.2: MP Initialization Protocol Requirements and Restrictions]
[Table 9-1. IA-32 Processor States Following Power-up, Reset, or INIT]
"If the processor is reset by asserting the INIT# pin, the x87 FPU state is not
changed." [9.2: X87 FPU INITIALIZATION]
"The state of the local APIC following an INIT reset is the same as it is after
a power-up or hardware reset, except that the APIC ID and arbitration ID
registers are not affected." [10.4.7.3: Local APIC State After an INIT Reset
("Wait-for-SIPI" State)]
Signed-off-by: Nadav Amit <namit@cs.technion.ac.il>
Message-Id: <1428924848-28212-1-git-send-email-namit@cs.technion.ac.il>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2015-04-13 05:34:08 -06:00
|
|
|
void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event);
|
2007-12-16 22:59:56 -07:00
|
|
|
u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8);
|
2011-08-30 04:56:17 -06:00
|
|
|
void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu);
|
2007-12-16 22:59:56 -07:00
|
|
|
void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value);
|
2008-04-27 13:14:13 -06:00
|
|
|
u64 kvm_lapic_get_base(struct kvm_vcpu *vcpu);
|
2009-07-05 08:39:35 -06:00
|
|
|
void kvm_apic_set_version(struct kvm_vcpu *vcpu);
|
2016-05-04 13:09:40 -06:00
|
|
|
int kvm_lapic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val);
|
|
|
|
int kvm_lapic_reg_read(struct kvm_lapic *apic, u32 offset, int len,
|
|
|
|
void *data);
|
|
|
|
bool kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source,
|
|
|
|
int short_hand, unsigned int dest, int dest_mode);
|
2007-12-16 22:59:56 -07:00
|
|
|
|
2015-02-03 08:58:17 -07:00
|
|
|
void __kvm_apic_update_irr(u32 *pir, void *regs);
|
2013-04-11 05:25:15 -06:00
|
|
|
void kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir);
|
2013-04-11 05:21:37 -06:00
|
|
|
int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
|
2016-02-29 08:04:43 -07:00
|
|
|
struct dest_map *dest_map);
|
2011-11-10 05:57:21 -07:00
|
|
|
int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type);
|
2007-12-16 22:59:56 -07:00
|
|
|
|
2012-09-13 08:19:24 -06:00
|
|
|
bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
|
2016-02-29 08:04:43 -07:00
|
|
|
struct kvm_lapic_irq *irq, int *r, struct dest_map *dest_map);
|
2012-09-13 08:19:24 -06:00
|
|
|
|
2007-12-16 22:59:56 -07:00
|
|
|
u64 kvm_get_apic_base(struct kvm_vcpu *vcpu);
|
2014-01-24 08:48:44 -07:00
|
|
|
int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info);
|
2016-07-12 14:09:22 -06:00
|
|
|
int kvm_apic_get_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s);
|
|
|
|
int kvm_apic_set_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s);
|
2007-12-16 22:59:56 -07:00
|
|
|
int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu);
|
|
|
|
|
2011-09-22 02:55:52 -06:00
|
|
|
u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data);
|
|
|
|
|
2013-01-24 19:18:49 -07:00
|
|
|
void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset);
|
2013-01-24 19:18:51 -07:00
|
|
|
void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector);
|
2013-01-24 19:18:49 -07:00
|
|
|
|
2013-11-20 11:23:22 -07:00
|
|
|
int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr);
|
2007-10-25 08:52:32 -06:00
|
|
|
void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu);
|
|
|
|
|
2009-07-05 08:39:36 -06:00
|
|
|
int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
|
|
|
|
int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
|
2010-01-17 06:51:23 -07:00
|
|
|
|
|
|
|
int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
|
|
|
|
int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
|
|
|
|
|
|
|
|
static inline bool kvm_hv_vapic_assist_page_enabled(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2015-07-03 06:01:34 -06:00
|
|
|
return vcpu->arch.hyperv.hv_vapic & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE;
|
2010-01-17 06:51:23 -07:00
|
|
|
}
|
2012-06-24 10:25:07 -06:00
|
|
|
|
|
|
|
int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data);
|
2012-08-05 06:58:30 -06:00
|
|
|
void kvm_lapic_init(void);
|
2012-08-05 06:58:33 -06:00
|
|
|
|
2016-05-04 13:09:40 -06:00
|
|
|
#define VEC_POS(v) ((v) & (32 - 1))
|
|
|
|
#define REG_POS(v) (((v) >> 5) << 4)
|
|
|
|
|
|
|
|
static inline void kvm_lapic_set_vector(int vec, void *bitmap)
|
|
|
|
{
|
|
|
|
set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void kvm_lapic_set_irr(int vec, struct kvm_lapic *apic)
|
|
|
|
{
|
|
|
|
kvm_lapic_set_vector(vec, apic->regs + APIC_IRR);
|
|
|
|
/*
|
|
|
|
* irr_pending must be true if any interrupt is pending; set it after
|
|
|
|
* APIC_IRR to avoid race with apic_clear_irr
|
|
|
|
*/
|
|
|
|
apic->irr_pending = true;
|
|
|
|
}
|
|
|
|
|
2016-05-04 13:09:41 -06:00
|
|
|
static inline u32 kvm_lapic_get_reg(struct kvm_lapic *apic, int reg_off)
|
2012-08-05 06:58:33 -06:00
|
|
|
{
|
2016-05-04 13:09:41 -06:00
|
|
|
return *((u32 *) (apic->regs + reg_off));
|
2012-08-05 06:58:33 -06:00
|
|
|
}
|
|
|
|
|
2016-05-04 13:09:40 -06:00
|
|
|
static inline void kvm_lapic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val)
|
|
|
|
{
|
|
|
|
*((u32 *) (apic->regs + reg_off)) = val;
|
|
|
|
}
|
|
|
|
|
2012-08-05 06:58:33 -06:00
|
|
|
extern struct static_key kvm_no_apic_vcpu;
|
|
|
|
|
2016-01-08 05:48:51 -07:00
|
|
|
static inline bool lapic_in_kernel(struct kvm_vcpu *vcpu)
|
2012-08-05 06:58:33 -06:00
|
|
|
{
|
|
|
|
if (static_key_false(&kvm_no_apic_vcpu))
|
|
|
|
return vcpu->arch.apic;
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
extern struct static_key_deferred apic_hw_disabled;
|
|
|
|
|
|
|
|
static inline int kvm_apic_hw_enabled(struct kvm_lapic *apic)
|
|
|
|
{
|
|
|
|
if (static_key_false(&apic_hw_disabled.key))
|
|
|
|
return apic->vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE;
|
|
|
|
return MSR_IA32_APICBASE_ENABLE;
|
|
|
|
}
|
|
|
|
|
|
|
|
extern struct static_key_deferred apic_sw_disabled;
|
|
|
|
|
2014-10-30 08:06:47 -06:00
|
|
|
static inline bool kvm_apic_sw_enabled(struct kvm_lapic *apic)
|
2012-08-05 06:58:33 -06:00
|
|
|
{
|
|
|
|
if (static_key_false(&apic_sw_disabled.key))
|
2014-10-30 08:06:47 -06:00
|
|
|
return apic->sw_enabled;
|
|
|
|
return true;
|
2012-08-05 06:58:33 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool kvm_apic_present(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2016-01-08 05:48:51 -07:00
|
|
|
return lapic_in_kernel(vcpu) && kvm_apic_hw_enabled(vcpu->arch.apic);
|
2012-08-05 06:58:33 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline int kvm_lapic_enabled(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
|
|
|
return kvm_apic_present(vcpu) && kvm_apic_sw_enabled(vcpu->arch.apic);
|
|
|
|
}
|
|
|
|
|
2013-01-24 19:18:50 -07:00
|
|
|
static inline int apic_x2apic_mode(struct kvm_lapic *apic)
|
|
|
|
{
|
|
|
|
return apic->vcpu->arch.apic_base & X2APIC_ENABLE;
|
|
|
|
}
|
|
|
|
|
2015-11-10 05:36:33 -07:00
|
|
|
static inline bool kvm_vcpu_apicv_active(struct kvm_vcpu *vcpu)
|
2013-01-24 19:18:51 -07:00
|
|
|
{
|
2015-11-10 05:36:33 -07:00
|
|
|
return vcpu->arch.apic && vcpu->arch.apicv_active;
|
2013-01-24 19:18:51 -07:00
|
|
|
}
|
|
|
|
|
2013-03-13 05:42:34 -06:00
|
|
|
static inline bool kvm_apic_has_events(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2016-01-08 05:48:51 -07:00
|
|
|
return lapic_in_kernel(vcpu) && vcpu->arch.apic->pending_events;
|
2013-03-13 05:42:34 -06:00
|
|
|
}
|
|
|
|
|
2015-03-18 19:26:04 -06:00
|
|
|
static inline bool kvm_lowest_prio_delivery(struct kvm_lapic_irq *irq)
|
|
|
|
{
|
|
|
|
return (irq->delivery_mode == APIC_DM_LOWEST ||
|
|
|
|
irq->msi_redir_hint);
|
|
|
|
}
|
|
|
|
|
2015-04-01 07:06:40 -06:00
|
|
|
static inline int kvm_lapic_latched_init(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
2016-01-08 05:48:51 -07:00
|
|
|
return lapic_in_kernel(vcpu) && test_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
|
2015-04-01 07:06:40 -06:00
|
|
|
}
|
|
|
|
|
2016-07-12 14:09:20 -06:00
|
|
|
static inline u32 kvm_apic_id(struct kvm_lapic *apic)
|
2015-11-10 05:36:34 -07:00
|
|
|
{
|
2016-07-12 14:09:22 -06:00
|
|
|
/* To avoid a race between apic_base and following APIC_ID update when
|
|
|
|
* switching to x2apic_mode, the x2apic mode returns initial x2apic id.
|
|
|
|
*/
|
|
|
|
if (apic_x2apic_mode(apic))
|
|
|
|
return apic->vcpu->vcpu_id;
|
|
|
|
|
|
|
|
return kvm_lapic_get_reg(apic, APIC_ID) >> 24;
|
2015-11-10 05:36:34 -07:00
|
|
|
}
|
|
|
|
|
2013-04-11 05:21:38 -06:00
|
|
|
bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector);
|
|
|
|
|
2014-12-16 07:08:15 -07:00
|
|
|
void wait_lapic_expire(struct kvm_vcpu *vcpu);
|
|
|
|
|
2015-09-18 08:29:47 -06:00
|
|
|
bool kvm_intr_is_single_vcpu_fast(struct kvm *kvm, struct kvm_lapic_irq *irq,
|
|
|
|
struct kvm_vcpu **dest_vcpu);
|
2016-01-25 01:53:33 -07:00
|
|
|
int kvm_vector_to_index(u32 vector, u32 dest_vcpus,
|
|
|
|
const unsigned long *bitmap, u32 bitmap_size);
|
2016-06-13 15:20:01 -06:00
|
|
|
void kvm_lapic_switch_to_sw_timer(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_switch_to_hv_timer(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_expired_hv_timer(struct kvm_vcpu *vcpu);
|
|
|
|
bool kvm_lapic_hv_timer_in_use(struct kvm_vcpu *vcpu);
|
2007-12-16 22:59:56 -07:00
|
|
|
#endif
|