2006-03-24 04:18:17 -07:00
|
|
|
/*
|
2007-07-11 12:04:50 -06:00
|
|
|
* linux/drivers/mmc/host/sdhci.c - Secure Digital Host Controller Interface driver
|
2006-03-24 04:18:17 -07:00
|
|
|
*
|
2008-03-08 15:44:25 -07:00
|
|
|
* Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.
|
2006-03-24 04:18:17 -07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
2006-10-01 00:27:52 -06:00
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or (at
|
|
|
|
* your option) any later version.
|
2007-12-02 11:58:16 -07:00
|
|
|
*
|
|
|
|
* Thanks to the following companies for their support:
|
|
|
|
*
|
|
|
|
* - JMicron (hardware and technical support)
|
2006-03-24 04:18:17 -07:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/highmem.h>
|
2008-03-18 10:35:49 -06:00
|
|
|
#include <linux/io.h>
|
2006-03-24 04:18:17 -07:00
|
|
|
#include <linux/dma-mapping.h>
|
2007-10-23 12:42:11 -06:00
|
|
|
#include <linux/scatterlist.h>
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-17 03:29:38 -06:00
|
|
|
#include <linux/leds.h>
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
#include <linux/mmc/host.h>
|
|
|
|
|
|
|
|
#include "sdhci.h"
|
|
|
|
|
|
|
|
#define DRIVER_NAME "sdhci"
|
|
|
|
|
|
|
|
#define DBG(f, x...) \
|
2006-03-29 01:30:20 -07:00
|
|
|
pr_debug(DRIVER_NAME " [%s()]: " f, __func__,## x)
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#if defined(CONFIG_LEDS_CLASS) || (defined(CONFIG_LEDS_CLASS_MODULE) && \
|
|
|
|
defined(CONFIG_MMC_SDHCI_MODULE))
|
|
|
|
#define SDHCI_USE_LEDS_CLASS
|
|
|
|
#endif
|
|
|
|
|
2006-06-30 03:22:31 -06:00
|
|
|
static unsigned int debug_quirks = 0;
|
2006-06-30 03:22:31 -06:00
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
static void sdhci_prepare_data(struct sdhci_host *, struct mmc_data *);
|
|
|
|
static void sdhci_finish_data(struct sdhci_host *);
|
|
|
|
|
|
|
|
static void sdhci_send_command(struct sdhci_host *, struct mmc_command *);
|
|
|
|
static void sdhci_finish_command(struct sdhci_host *);
|
|
|
|
|
|
|
|
static void sdhci_dumpregs(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": ============== REGISTER DUMP ==============\n");
|
|
|
|
|
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Sys addr: 0x%08x | Version: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readl(host, SDHCI_DMA_ADDRESS),
|
|
|
|
sdhci_readw(host, SDHCI_HOST_VERSION));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Blk size: 0x%08x | Blk cnt: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readw(host, SDHCI_BLOCK_SIZE),
|
|
|
|
sdhci_readw(host, SDHCI_BLOCK_COUNT));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Argument: 0x%08x | Trn mode: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readl(host, SDHCI_ARGUMENT),
|
|
|
|
sdhci_readw(host, SDHCI_TRANSFER_MODE));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Present: 0x%08x | Host ctl: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readl(host, SDHCI_PRESENT_STATE),
|
|
|
|
sdhci_readb(host, SDHCI_HOST_CONTROL));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Power: 0x%08x | Blk gap: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readb(host, SDHCI_POWER_CONTROL),
|
|
|
|
sdhci_readb(host, SDHCI_BLOCK_GAP_CONTROL));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Wake-up: 0x%08x | Clock: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readb(host, SDHCI_WAKE_UP_CONTROL),
|
|
|
|
sdhci_readw(host, SDHCI_CLOCK_CONTROL));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Timeout: 0x%08x | Int stat: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readb(host, SDHCI_TIMEOUT_CONTROL),
|
|
|
|
sdhci_readl(host, SDHCI_INT_STATUS));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Int enab: 0x%08x | Sig enab: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readl(host, SDHCI_INT_ENABLE),
|
|
|
|
sdhci_readl(host, SDHCI_SIGNAL_ENABLE));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": AC12 err: 0x%08x | Slot int: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readw(host, SDHCI_ACMD12_ERR),
|
|
|
|
sdhci_readw(host, SDHCI_SLOT_INT_STATUS));
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": Caps: 0x%08x | Max curr: 0x%08x\n",
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readl(host, SDHCI_CAPABILITIES),
|
|
|
|
sdhci_readl(host, SDHCI_MAX_CURRENT));
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-06-08 16:33:52 -06:00
|
|
|
if (host->flags & SDHCI_USE_ADMA)
|
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": ADMA Err: 0x%08x | ADMA Ptr: 0x%08x\n",
|
|
|
|
readl(host->ioaddr + SDHCI_ADMA_ERROR),
|
|
|
|
readl(host->ioaddr + SDHCI_ADMA_ADDRESS));
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_DEBUG DRIVER_NAME ": ===========================================\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Low level functions *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
static void sdhci_clear_set_irqs(struct sdhci_host *host, u32 clear, u32 set)
|
|
|
|
{
|
|
|
|
u32 ier;
|
|
|
|
|
|
|
|
ier = sdhci_readl(host, SDHCI_INT_ENABLE);
|
|
|
|
ier &= ~clear;
|
|
|
|
ier |= set;
|
|
|
|
sdhci_writel(host, ier, SDHCI_INT_ENABLE);
|
|
|
|
sdhci_writel(host, ier, SDHCI_SIGNAL_ENABLE);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_unmask_irqs(struct sdhci_host *host, u32 irqs)
|
|
|
|
{
|
|
|
|
sdhci_clear_set_irqs(host, 0, irqs);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_mask_irqs(struct sdhci_host *host, u32 irqs)
|
|
|
|
{
|
|
|
|
sdhci_clear_set_irqs(host, irqs, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_set_card_detection(struct sdhci_host *host, bool enable)
|
|
|
|
{
|
|
|
|
u32 irqs = SDHCI_INT_CARD_REMOVE | SDHCI_INT_CARD_INSERT;
|
|
|
|
|
2009-03-16 15:13:52 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION)
|
|
|
|
return;
|
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
if (enable)
|
|
|
|
sdhci_unmask_irqs(host, irqs);
|
|
|
|
else
|
|
|
|
sdhci_mask_irqs(host, irqs);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_enable_card_detection(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
sdhci_set_card_detection(host, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_disable_card_detection(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
sdhci_set_card_detection(host, false);
|
|
|
|
}
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
static void sdhci_reset(struct sdhci_host *host, u8 mask)
|
|
|
|
{
|
2006-06-30 03:22:24 -06:00
|
|
|
unsigned long timeout;
|
2009-03-16 15:14:02 -06:00
|
|
|
u32 uninitialized_var(ier);
|
2006-06-30 03:22:24 -06:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_NO_CARD_NO_RESET) {
|
2009-03-16 15:13:46 -06:00
|
|
|
if (!(sdhci_readl(host, SDHCI_PRESENT_STATE) &
|
2006-10-04 03:15:40 -06:00
|
|
|
SDHCI_CARD_PRESENT))
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2009-03-16 15:14:02 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_RESTORE_IRQS_AFTER_RESET)
|
|
|
|
ier = sdhci_readl(host, SDHCI_INT_ENABLE);
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, mask, SDHCI_SOFTWARE_RESET);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:24 -06:00
|
|
|
if (mask & SDHCI_RESET_ALL)
|
2006-03-24 04:18:17 -07:00
|
|
|
host->clock = 0;
|
|
|
|
|
2006-06-30 03:22:24 -06:00
|
|
|
/* Wait max 100 ms */
|
|
|
|
timeout = 100;
|
|
|
|
|
|
|
|
/* hw clears the bit when it's done */
|
2009-03-16 15:13:46 -06:00
|
|
|
while (sdhci_readb(host, SDHCI_SOFTWARE_RESET) & mask) {
|
2006-06-30 03:22:24 -06:00
|
|
|
if (timeout == 0) {
|
2007-02-09 00:29:19 -07:00
|
|
|
printk(KERN_ERR "%s: Reset 0x%x never completed.\n",
|
2006-06-30 03:22:24 -06:00
|
|
|
mmc_hostname(host->mmc), (int)mask);
|
|
|
|
sdhci_dumpregs(host);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
timeout--;
|
|
|
|
mdelay(1);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
2009-03-16 15:14:02 -06:00
|
|
|
|
|
|
|
if (host->quirks & SDHCI_QUIRK_RESTORE_IRQS_AFTER_RESET)
|
|
|
|
sdhci_clear_set_irqs(host, SDHCI_INT_ALL_MASK, ier);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_init(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
sdhci_reset(host, SDHCI_RESET_ALL);
|
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_clear_set_irqs(host, SDHCI_INT_ALL_MASK,
|
|
|
|
SDHCI_INT_BUS_POWER | SDHCI_INT_DATA_END_BIT |
|
2006-06-30 03:22:26 -06:00
|
|
|
SDHCI_INT_DATA_CRC | SDHCI_INT_DATA_TIMEOUT | SDHCI_INT_INDEX |
|
|
|
|
SDHCI_INT_END_BIT | SDHCI_INT_CRC | SDHCI_INT_TIMEOUT |
|
2009-03-16 15:13:50 -06:00
|
|
|
SDHCI_INT_DATA_END | SDHCI_INT_RESPONSE);
|
2009-03-16 15:13:48 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
static void sdhci_reinit(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
sdhci_init(host);
|
|
|
|
sdhci_enable_card_detection(host);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_activate_led(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
u8 ctrl;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
ctrl |= SDHCI_CTRL_LED;
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_deactivate_led(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
u8 ctrl;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
ctrl &= ~SDHCI_CTRL_LED;
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#ifdef SDHCI_USE_LEDS_CLASS
|
2008-03-17 03:29:38 -06:00
|
|
|
static void sdhci_led_control(struct led_classdev *led,
|
|
|
|
enum led_brightness brightness)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host = container_of(led, struct sdhci_host, led);
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
|
|
|
if (brightness == LED_OFF)
|
|
|
|
sdhci_deactivate_led(host);
|
|
|
|
else
|
|
|
|
sdhci_activate_led(host);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Core functions *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
static void sdhci_read_block_pio(struct sdhci_host *host)
|
2006-03-24 04:18:17 -07:00
|
|
|
{
|
2008-07-20 16:32:11 -06:00
|
|
|
unsigned long flags;
|
|
|
|
size_t blksize, len, chunk;
|
2008-10-01 02:50:25 -06:00
|
|
|
u32 uninitialized_var(scratch);
|
2008-07-20 16:32:11 -06:00
|
|
|
u8 *buf;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
DBG("PIO reading\n");
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
blksize = host->data->blksz;
|
2008-07-20 16:32:11 -06:00
|
|
|
chunk = 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
local_irq_save(flags);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
while (blksize) {
|
2008-07-20 16:32:11 -06:00
|
|
|
if (!sg_miter_next(&host->sg_miter))
|
|
|
|
BUG();
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
len = min(host->sg_miter.length, blksize);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
blksize -= len;
|
|
|
|
host->sg_miter.consumed = len;
|
2007-04-13 11:04:38 -06:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
buf = host->sg_miter.addr;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
while (len) {
|
|
|
|
if (chunk == 0) {
|
2009-03-16 15:13:46 -06:00
|
|
|
scratch = sdhci_readl(host, SDHCI_BUFFER);
|
2008-07-20 16:32:11 -06:00
|
|
|
chunk = 4;
|
2006-07-02 09:50:59 -06:00
|
|
|
}
|
2008-07-20 16:32:11 -06:00
|
|
|
|
|
|
|
*buf = scratch & 0xFF;
|
|
|
|
|
|
|
|
buf++;
|
|
|
|
scratch >>= 8;
|
|
|
|
chunk--;
|
|
|
|
len--;
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
2006-07-02 09:50:59 -06:00
|
|
|
}
|
2008-07-20 16:32:11 -06:00
|
|
|
|
|
|
|
sg_miter_stop(&host->sg_miter);
|
|
|
|
|
|
|
|
local_irq_restore(flags);
|
2006-07-02 09:50:59 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
static void sdhci_write_block_pio(struct sdhci_host *host)
|
|
|
|
{
|
2008-07-20 16:32:11 -06:00
|
|
|
unsigned long flags;
|
|
|
|
size_t blksize, len, chunk;
|
|
|
|
u32 scratch;
|
|
|
|
u8 *buf;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
DBG("PIO writing\n");
|
|
|
|
|
|
|
|
blksize = host->data->blksz;
|
2008-07-20 16:32:11 -06:00
|
|
|
chunk = 0;
|
|
|
|
scratch = 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
local_irq_save(flags);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
while (blksize) {
|
2008-07-20 16:32:11 -06:00
|
|
|
if (!sg_miter_next(&host->sg_miter))
|
|
|
|
BUG();
|
2006-07-02 09:50:59 -06:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
len = min(host->sg_miter.length, blksize);
|
|
|
|
|
|
|
|
blksize -= len;
|
|
|
|
host->sg_miter.consumed = len;
|
|
|
|
|
|
|
|
buf = host->sg_miter.addr;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
while (len) {
|
|
|
|
scratch |= (u32)*buf << (chunk * 8);
|
|
|
|
|
|
|
|
buf++;
|
|
|
|
chunk++;
|
|
|
|
len--;
|
|
|
|
|
|
|
|
if ((chunk == 4) || ((len == 0) && (blksize == 0))) {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, scratch, SDHCI_BUFFER);
|
2008-07-20 16:32:11 -06:00
|
|
|
chunk = 0;
|
|
|
|
scratch = 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2008-07-20 16:32:11 -06:00
|
|
|
|
|
|
|
sg_miter_stop(&host->sg_miter);
|
|
|
|
|
|
|
|
local_irq_restore(flags);
|
2006-07-02 09:50:59 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_transfer_pio(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
u32 mask;
|
|
|
|
|
|
|
|
BUG_ON(!host->data);
|
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
if (host->blocks == 0)
|
2006-07-02 09:50:59 -06:00
|
|
|
return;
|
|
|
|
|
|
|
|
if (host->data->flags & MMC_DATA_READ)
|
|
|
|
mask = SDHCI_DATA_AVAILABLE;
|
|
|
|
else
|
|
|
|
mask = SDHCI_SPACE_AVAILABLE;
|
|
|
|
|
2008-07-28 16:11:16 -06:00
|
|
|
/*
|
|
|
|
* Some controllers (JMicron JMB38x) mess up the buffer bits
|
|
|
|
* for transfers < 4 bytes. As long as it is just one block,
|
|
|
|
* we can ignore the bits.
|
|
|
|
*/
|
|
|
|
if ((host->quirks & SDHCI_QUIRK_BROKEN_SMALL_PIO) &&
|
|
|
|
(host->data->blocks == 1))
|
|
|
|
mask = ~0;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
while (sdhci_readl(host, SDHCI_PRESENT_STATE) & mask) {
|
2009-03-16 15:14:00 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_PIO_NEEDS_DELAY)
|
|
|
|
udelay(100);
|
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
if (host->data->flags & MMC_DATA_READ)
|
|
|
|
sdhci_read_block_pio(host);
|
|
|
|
else
|
|
|
|
sdhci_write_block_pio(host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
host->blocks--;
|
|
|
|
if (host->blocks == 0)
|
2006-07-02 09:50:59 -06:00
|
|
|
break;
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-02 09:50:59 -06:00
|
|
|
DBG("PIO transfer complete.\n");
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
2008-06-28 10:28:51 -06:00
|
|
|
static char *sdhci_kmap_atomic(struct scatterlist *sg, unsigned long *flags)
|
|
|
|
{
|
|
|
|
local_irq_save(*flags);
|
|
|
|
return kmap_atomic(sg_page(sg), KM_BIO_SRC_IRQ) + sg->offset;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_kunmap_atomic(void *buffer, unsigned long *flags)
|
|
|
|
{
|
|
|
|
kunmap_atomic(buffer, KM_BIO_SRC_IRQ);
|
|
|
|
local_irq_restore(*flags);
|
|
|
|
}
|
|
|
|
|
2008-06-30 13:15:49 -06:00
|
|
|
static int sdhci_adma_table_pre(struct sdhci_host *host,
|
2008-06-28 10:28:51 -06:00
|
|
|
struct mmc_data *data)
|
|
|
|
{
|
|
|
|
int direction;
|
|
|
|
|
|
|
|
u8 *desc;
|
|
|
|
u8 *align;
|
|
|
|
dma_addr_t addr;
|
|
|
|
dma_addr_t align_addr;
|
|
|
|
int len, offset;
|
|
|
|
|
|
|
|
struct scatterlist *sg;
|
|
|
|
int i;
|
|
|
|
char *buffer;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The spec does not specify endianness of descriptor table.
|
|
|
|
* We currently guess that it is LE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
if (data->flags & MMC_DATA_READ)
|
|
|
|
direction = DMA_FROM_DEVICE;
|
|
|
|
else
|
|
|
|
direction = DMA_TO_DEVICE;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The ADMA descriptor table is mapped further down as we
|
|
|
|
* need to fill it with data first.
|
|
|
|
*/
|
|
|
|
|
|
|
|
host->align_addr = dma_map_single(mmc_dev(host->mmc),
|
|
|
|
host->align_buffer, 128 * 4, direction);
|
2008-07-25 20:44:49 -06:00
|
|
|
if (dma_mapping_error(mmc_dev(host->mmc), host->align_addr))
|
2008-06-30 13:15:49 -06:00
|
|
|
goto fail;
|
2008-06-28 10:28:51 -06:00
|
|
|
BUG_ON(host->align_addr & 0x3);
|
|
|
|
|
|
|
|
host->sg_count = dma_map_sg(mmc_dev(host->mmc),
|
|
|
|
data->sg, data->sg_len, direction);
|
2008-06-30 13:15:49 -06:00
|
|
|
if (host->sg_count == 0)
|
|
|
|
goto unmap_align;
|
2008-06-28 10:28:51 -06:00
|
|
|
|
|
|
|
desc = host->adma_desc;
|
|
|
|
align = host->align_buffer;
|
|
|
|
|
|
|
|
align_addr = host->align_addr;
|
|
|
|
|
|
|
|
for_each_sg(data->sg, sg, host->sg_count, i) {
|
|
|
|
addr = sg_dma_address(sg);
|
|
|
|
len = sg_dma_len(sg);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The SDHCI specification states that ADMA
|
|
|
|
* addresses must be 32-bit aligned. If they
|
|
|
|
* aren't, then we use a bounce buffer for
|
|
|
|
* the (up to three) bytes that screw up the
|
|
|
|
* alignment.
|
|
|
|
*/
|
|
|
|
offset = (4 - (addr & 0x3)) & 0x3;
|
|
|
|
if (offset) {
|
|
|
|
if (data->flags & MMC_DATA_WRITE) {
|
|
|
|
buffer = sdhci_kmap_atomic(sg, &flags);
|
2008-07-20 16:45:15 -06:00
|
|
|
WARN_ON(((long)buffer & PAGE_MASK) > (PAGE_SIZE - 3));
|
2008-06-28 10:28:51 -06:00
|
|
|
memcpy(align, buffer, offset);
|
|
|
|
sdhci_kunmap_atomic(buffer, &flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
desc[7] = (align_addr >> 24) & 0xff;
|
|
|
|
desc[6] = (align_addr >> 16) & 0xff;
|
|
|
|
desc[5] = (align_addr >> 8) & 0xff;
|
|
|
|
desc[4] = (align_addr >> 0) & 0xff;
|
|
|
|
|
|
|
|
BUG_ON(offset > 65536);
|
|
|
|
|
|
|
|
desc[3] = (offset >> 8) & 0xff;
|
|
|
|
desc[2] = (offset >> 0) & 0xff;
|
|
|
|
|
|
|
|
desc[1] = 0x00;
|
|
|
|
desc[0] = 0x21; /* tran, valid */
|
|
|
|
|
|
|
|
align += 4;
|
|
|
|
align_addr += 4;
|
|
|
|
|
|
|
|
desc += 8;
|
|
|
|
|
|
|
|
addr += offset;
|
|
|
|
len -= offset;
|
|
|
|
}
|
|
|
|
|
|
|
|
desc[7] = (addr >> 24) & 0xff;
|
|
|
|
desc[6] = (addr >> 16) & 0xff;
|
|
|
|
desc[5] = (addr >> 8) & 0xff;
|
|
|
|
desc[4] = (addr >> 0) & 0xff;
|
|
|
|
|
|
|
|
BUG_ON(len > 65536);
|
|
|
|
|
|
|
|
desc[3] = (len >> 8) & 0xff;
|
|
|
|
desc[2] = (len >> 0) & 0xff;
|
|
|
|
|
|
|
|
desc[1] = 0x00;
|
|
|
|
desc[0] = 0x21; /* tran, valid */
|
|
|
|
|
|
|
|
desc += 8;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If this triggers then we have a calculation bug
|
|
|
|
* somewhere. :/
|
|
|
|
*/
|
|
|
|
WARN_ON((desc - host->adma_desc) > (128 * 2 + 1) * 4);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Add a terminating entry.
|
|
|
|
*/
|
|
|
|
desc[7] = 0;
|
|
|
|
desc[6] = 0;
|
|
|
|
desc[5] = 0;
|
|
|
|
desc[4] = 0;
|
|
|
|
|
|
|
|
desc[3] = 0;
|
|
|
|
desc[2] = 0;
|
|
|
|
|
|
|
|
desc[1] = 0x00;
|
|
|
|
desc[0] = 0x03; /* nop, end, valid */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Resync align buffer as we might have changed it.
|
|
|
|
*/
|
|
|
|
if (data->flags & MMC_DATA_WRITE) {
|
|
|
|
dma_sync_single_for_device(mmc_dev(host->mmc),
|
|
|
|
host->align_addr, 128 * 4, direction);
|
|
|
|
}
|
|
|
|
|
|
|
|
host->adma_addr = dma_map_single(mmc_dev(host->mmc),
|
|
|
|
host->adma_desc, (128 * 2 + 1) * 4, DMA_TO_DEVICE);
|
2008-07-28 16:53:20 -06:00
|
|
|
if (dma_mapping_error(mmc_dev(host->mmc), host->adma_addr))
|
2008-06-30 13:15:49 -06:00
|
|
|
goto unmap_entries;
|
2008-06-28 10:28:51 -06:00
|
|
|
BUG_ON(host->adma_addr & 0x3);
|
2008-06-30 13:15:49 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
unmap_entries:
|
|
|
|
dma_unmap_sg(mmc_dev(host->mmc), data->sg,
|
|
|
|
data->sg_len, direction);
|
|
|
|
unmap_align:
|
|
|
|
dma_unmap_single(mmc_dev(host->mmc), host->align_addr,
|
|
|
|
128 * 4, direction);
|
|
|
|
fail:
|
|
|
|
return -EINVAL;
|
2008-06-28 10:28:51 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_adma_table_post(struct sdhci_host *host,
|
|
|
|
struct mmc_data *data)
|
|
|
|
{
|
|
|
|
int direction;
|
|
|
|
|
|
|
|
struct scatterlist *sg;
|
|
|
|
int i, size;
|
|
|
|
u8 *align;
|
|
|
|
char *buffer;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (data->flags & MMC_DATA_READ)
|
|
|
|
direction = DMA_FROM_DEVICE;
|
|
|
|
else
|
|
|
|
direction = DMA_TO_DEVICE;
|
|
|
|
|
|
|
|
dma_unmap_single(mmc_dev(host->mmc), host->adma_addr,
|
|
|
|
(128 * 2 + 1) * 4, DMA_TO_DEVICE);
|
|
|
|
|
|
|
|
dma_unmap_single(mmc_dev(host->mmc), host->align_addr,
|
|
|
|
128 * 4, direction);
|
|
|
|
|
|
|
|
if (data->flags & MMC_DATA_READ) {
|
|
|
|
dma_sync_sg_for_cpu(mmc_dev(host->mmc), data->sg,
|
|
|
|
data->sg_len, direction);
|
|
|
|
|
|
|
|
align = host->align_buffer;
|
|
|
|
|
|
|
|
for_each_sg(data->sg, sg, host->sg_count, i) {
|
|
|
|
if (sg_dma_address(sg) & 0x3) {
|
|
|
|
size = 4 - (sg_dma_address(sg) & 0x3);
|
|
|
|
|
|
|
|
buffer = sdhci_kmap_atomic(sg, &flags);
|
2008-07-20 16:45:15 -06:00
|
|
|
WARN_ON(((long)buffer & PAGE_MASK) > (PAGE_SIZE - 3));
|
2008-06-28 10:28:51 -06:00
|
|
|
memcpy(buffer, align, size);
|
|
|
|
sdhci_kunmap_atomic(buffer, &flags);
|
|
|
|
|
|
|
|
align += 4;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
dma_unmap_sg(mmc_dev(host->mmc), data->sg,
|
|
|
|
data->sg_len, direction);
|
|
|
|
}
|
|
|
|
|
2008-07-04 16:25:15 -06:00
|
|
|
static u8 sdhci_calc_timeout(struct sdhci_host *host, struct mmc_data *data)
|
2006-03-24 04:18:17 -07:00
|
|
|
{
|
2006-06-30 03:22:25 -06:00
|
|
|
u8 count;
|
|
|
|
unsigned target_timeout, current_timeout;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-07-04 16:25:15 -06:00
|
|
|
/*
|
|
|
|
* If the host controller provides us with an incorrect timeout
|
|
|
|
* value, just skip the check and use 0xE. The hardware may take
|
|
|
|
* longer to time out, but that's much better than having a too-short
|
|
|
|
* timeout value.
|
|
|
|
*/
|
2009-06-21 12:59:33 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_BROKEN_TIMEOUT_VAL)
|
2008-07-04 16:25:15 -06:00
|
|
|
return 0xE;
|
2007-08-12 08:46:32 -06:00
|
|
|
|
2006-06-30 03:22:25 -06:00
|
|
|
/* timeout in us */
|
|
|
|
target_timeout = data->timeout_ns / 1000 +
|
|
|
|
data->timeout_clks / host->clock;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-09-22 17:45:13 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK)
|
|
|
|
host->timeout_clk = host->clock / 1000;
|
|
|
|
|
2006-06-30 03:22:25 -06:00
|
|
|
/*
|
|
|
|
* Figure out needed cycles.
|
|
|
|
* We do this in steps in order to fit inside a 32 bit int.
|
|
|
|
* The first step is the minimum timeout, which will have a
|
|
|
|
* minimum resolution of 6 bits:
|
|
|
|
* (1) 2^13*1000 > 2^22,
|
|
|
|
* (2) host->timeout_clk < 2^16
|
|
|
|
* =>
|
|
|
|
* (1) / (2) > 2^6
|
|
|
|
*/
|
|
|
|
count = 0;
|
|
|
|
current_timeout = (1 << 13) * 1000 / host->timeout_clk;
|
|
|
|
while (current_timeout < target_timeout) {
|
|
|
|
count++;
|
|
|
|
current_timeout <<= 1;
|
|
|
|
if (count >= 0xF)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (count >= 0xF) {
|
|
|
|
printk(KERN_WARNING "%s: Too large timeout requested!\n",
|
|
|
|
mmc_hostname(host->mmc));
|
|
|
|
count = 0xE;
|
|
|
|
}
|
|
|
|
|
2008-07-04 16:25:15 -06:00
|
|
|
return count;
|
|
|
|
}
|
|
|
|
|
2009-03-16 15:13:50 -06:00
|
|
|
static void sdhci_set_transfer_irqs(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
u32 pio_irqs = SDHCI_INT_DATA_AVAIL | SDHCI_INT_SPACE_AVAIL;
|
|
|
|
u32 dma_irqs = SDHCI_INT_DMA_END | SDHCI_INT_ADMA_ERROR;
|
|
|
|
|
|
|
|
if (host->flags & SDHCI_REQ_USE_DMA)
|
|
|
|
sdhci_clear_set_irqs(host, pio_irqs, dma_irqs);
|
|
|
|
else
|
|
|
|
sdhci_clear_set_irqs(host, dma_irqs, pio_irqs);
|
|
|
|
}
|
|
|
|
|
2008-07-04 16:25:15 -06:00
|
|
|
static void sdhci_prepare_data(struct sdhci_host *host, struct mmc_data *data)
|
|
|
|
{
|
|
|
|
u8 count;
|
2008-06-28 10:28:51 -06:00
|
|
|
u8 ctrl;
|
2008-06-30 13:15:49 -06:00
|
|
|
int ret;
|
2008-07-04 16:25:15 -06:00
|
|
|
|
|
|
|
WARN_ON(host->data);
|
|
|
|
|
|
|
|
if (data == NULL)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Sanity checks */
|
|
|
|
BUG_ON(data->blksz * data->blocks > 524288);
|
|
|
|
BUG_ON(data->blksz > host->mmc->max_blk_size);
|
|
|
|
BUG_ON(data->blocks > 65535);
|
|
|
|
|
|
|
|
host->data = data;
|
|
|
|
host->data_early = 0;
|
|
|
|
|
|
|
|
count = sdhci_calc_timeout(host, data);
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, count, SDHCI_TIMEOUT_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-09-22 17:45:30 -06:00
|
|
|
if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA))
|
2007-12-02 11:52:11 -07:00
|
|
|
host->flags |= SDHCI_REQ_USE_DMA;
|
|
|
|
|
2008-06-28 10:28:51 -06:00
|
|
|
/*
|
|
|
|
* FIXME: This doesn't account for merging when mapping the
|
|
|
|
* scatterlist.
|
|
|
|
*/
|
|
|
|
if (host->flags & SDHCI_REQ_USE_DMA) {
|
|
|
|
int broken, i;
|
|
|
|
struct scatterlist *sg;
|
|
|
|
|
|
|
|
broken = 0;
|
|
|
|
if (host->flags & SDHCI_USE_ADMA) {
|
|
|
|
if (host->quirks & SDHCI_QUIRK_32BIT_ADMA_SIZE)
|
|
|
|
broken = 1;
|
|
|
|
} else {
|
|
|
|
if (host->quirks & SDHCI_QUIRK_32BIT_DMA_SIZE)
|
|
|
|
broken = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (unlikely(broken)) {
|
|
|
|
for_each_sg(data->sg, sg, data->sg_len, i) {
|
|
|
|
if (sg->length & 0x3) {
|
|
|
|
DBG("Reverting to PIO because of "
|
|
|
|
"transfer size (%d)\n",
|
|
|
|
sg->length);
|
|
|
|
host->flags &= ~SDHCI_REQ_USE_DMA;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2007-12-02 11:52:11 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The assumption here being that alignment is the same after
|
|
|
|
* translation to device address space.
|
|
|
|
*/
|
2008-06-28 10:28:51 -06:00
|
|
|
if (host->flags & SDHCI_REQ_USE_DMA) {
|
|
|
|
int broken, i;
|
|
|
|
struct scatterlist *sg;
|
|
|
|
|
|
|
|
broken = 0;
|
|
|
|
if (host->flags & SDHCI_USE_ADMA) {
|
|
|
|
/*
|
|
|
|
* As we use 3 byte chunks to work around
|
|
|
|
* alignment problems, we need to check this
|
|
|
|
* quirk.
|
|
|
|
*/
|
|
|
|
if (host->quirks & SDHCI_QUIRK_32BIT_ADMA_SIZE)
|
|
|
|
broken = 1;
|
|
|
|
} else {
|
|
|
|
if (host->quirks & SDHCI_QUIRK_32BIT_DMA_ADDR)
|
|
|
|
broken = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (unlikely(broken)) {
|
|
|
|
for_each_sg(data->sg, sg, data->sg_len, i) {
|
|
|
|
if (sg->offset & 0x3) {
|
|
|
|
DBG("Reverting to PIO because of "
|
|
|
|
"bad alignment\n");
|
|
|
|
host->flags &= ~SDHCI_REQ_USE_DMA;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-06-30 13:15:49 -06:00
|
|
|
if (host->flags & SDHCI_REQ_USE_DMA) {
|
|
|
|
if (host->flags & SDHCI_USE_ADMA) {
|
|
|
|
ret = sdhci_adma_table_pre(host, data);
|
|
|
|
if (ret) {
|
|
|
|
/*
|
|
|
|
* This only happens when someone fed
|
|
|
|
* us an invalid request.
|
|
|
|
*/
|
|
|
|
WARN_ON(1);
|
2008-07-28 16:45:51 -06:00
|
|
|
host->flags &= ~SDHCI_REQ_USE_DMA;
|
2008-06-30 13:15:49 -06:00
|
|
|
} else {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, host->adma_addr,
|
|
|
|
SDHCI_ADMA_ADDRESS);
|
2008-06-30 13:15:49 -06:00
|
|
|
}
|
|
|
|
} else {
|
2008-07-05 10:52:04 -06:00
|
|
|
int sg_cnt;
|
2008-06-30 13:15:49 -06:00
|
|
|
|
2008-07-05 10:52:04 -06:00
|
|
|
sg_cnt = dma_map_sg(mmc_dev(host->mmc),
|
2008-06-30 13:15:49 -06:00
|
|
|
data->sg, data->sg_len,
|
|
|
|
(data->flags & MMC_DATA_READ) ?
|
|
|
|
DMA_FROM_DEVICE :
|
|
|
|
DMA_TO_DEVICE);
|
2008-07-05 10:52:04 -06:00
|
|
|
if (sg_cnt == 0) {
|
2008-06-30 13:15:49 -06:00
|
|
|
/*
|
|
|
|
* This only happens when someone fed
|
|
|
|
* us an invalid request.
|
|
|
|
*/
|
|
|
|
WARN_ON(1);
|
2008-07-28 16:45:51 -06:00
|
|
|
host->flags &= ~SDHCI_REQ_USE_DMA;
|
2008-06-30 13:15:49 -06:00
|
|
|
} else {
|
2008-07-22 05:23:23 -06:00
|
|
|
WARN_ON(sg_cnt != 1);
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, sg_dma_address(data->sg),
|
|
|
|
SDHCI_DMA_ADDRESS);
|
2008-06-30 13:15:49 -06:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-06-28 10:28:51 -06:00
|
|
|
/*
|
|
|
|
* Always adjust the DMA selection as some controllers
|
|
|
|
* (e.g. JMicron) can't do PIO properly when the selection
|
|
|
|
* is ADMA.
|
|
|
|
*/
|
|
|
|
if (host->version >= SDHCI_SPEC_200) {
|
2009-03-16 15:13:46 -06:00
|
|
|
ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
|
2008-06-28 10:28:51 -06:00
|
|
|
ctrl &= ~SDHCI_CTRL_DMA_MASK;
|
|
|
|
if ((host->flags & SDHCI_REQ_USE_DMA) &&
|
|
|
|
(host->flags & SDHCI_USE_ADMA))
|
|
|
|
ctrl |= SDHCI_CTRL_ADMA32;
|
|
|
|
else
|
|
|
|
ctrl |= SDHCI_CTRL_SDMA;
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
|
2007-12-02 11:52:11 -07:00
|
|
|
}
|
|
|
|
|
2008-06-30 13:15:49 -06:00
|
|
|
if (!(host->flags & SDHCI_REQ_USE_DMA)) {
|
2009-06-18 01:33:32 -06:00
|
|
|
int flags;
|
|
|
|
|
|
|
|
flags = SG_MITER_ATOMIC;
|
|
|
|
if (host->data->flags & MMC_DATA_READ)
|
|
|
|
flags |= SG_MITER_TO_SG;
|
|
|
|
else
|
|
|
|
flags |= SG_MITER_FROM_SG;
|
|
|
|
sg_miter_start(&host->sg_miter, data->sg, data->sg_len, flags);
|
2008-07-20 16:32:11 -06:00
|
|
|
host->blocks = data->blocks;
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
2006-06-30 03:22:25 -06:00
|
|
|
|
2009-03-16 15:13:50 -06:00
|
|
|
sdhci_set_transfer_irqs(host);
|
|
|
|
|
2006-07-02 09:51:35 -06:00
|
|
|
/* We do not handle DMA boundaries, so set it to max (512 KiB) */
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writew(host, SDHCI_MAKE_BLKSZ(7, data->blksz), SDHCI_BLOCK_SIZE);
|
|
|
|
sdhci_writew(host, data->blocks, SDHCI_BLOCK_COUNT);
|
2006-06-30 03:22:25 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_set_transfer_mode(struct sdhci_host *host,
|
|
|
|
struct mmc_data *data)
|
|
|
|
{
|
|
|
|
u16 mode;
|
|
|
|
|
|
|
|
if (data == NULL)
|
|
|
|
return;
|
|
|
|
|
2007-08-12 08:46:32 -06:00
|
|
|
WARN_ON(!host->data);
|
|
|
|
|
2006-06-30 03:22:25 -06:00
|
|
|
mode = SDHCI_TRNS_BLK_CNT_EN;
|
|
|
|
if (data->blocks > 1)
|
|
|
|
mode |= SDHCI_TRNS_MULTI;
|
|
|
|
if (data->flags & MMC_DATA_READ)
|
|
|
|
mode |= SDHCI_TRNS_READ;
|
2007-12-02 11:52:11 -07:00
|
|
|
if (host->flags & SDHCI_REQ_USE_DMA)
|
2006-06-30 03:22:25 -06:00
|
|
|
mode |= SDHCI_TRNS_DMA;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writew(host, mode, SDHCI_TRANSFER_MODE);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_finish_data(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
struct mmc_data *data;
|
|
|
|
|
|
|
|
BUG_ON(!host->data);
|
|
|
|
|
|
|
|
data = host->data;
|
|
|
|
host->data = NULL;
|
|
|
|
|
2007-12-02 11:52:11 -07:00
|
|
|
if (host->flags & SDHCI_REQ_USE_DMA) {
|
2008-06-28 10:28:51 -06:00
|
|
|
if (host->flags & SDHCI_USE_ADMA)
|
|
|
|
sdhci_adma_table_post(host, data);
|
|
|
|
else {
|
|
|
|
dma_unmap_sg(mmc_dev(host->mmc), data->sg,
|
|
|
|
data->sg_len, (data->flags & MMC_DATA_READ) ?
|
|
|
|
DMA_FROM_DEVICE : DMA_TO_DEVICE);
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2008-04-18 12:41:49 -06:00
|
|
|
* The specification states that the block count register must
|
|
|
|
* be updated, but it does not specify at what point in the
|
|
|
|
* data flow. That makes the register entirely useless to read
|
|
|
|
* back so we have to assume that nothing made it to the card
|
|
|
|
* in the event of an error.
|
2006-03-24 04:18:17 -07:00
|
|
|
*/
|
2008-04-18 12:41:49 -06:00
|
|
|
if (data->error)
|
|
|
|
data->bytes_xfered = 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
else
|
2008-04-18 12:41:49 -06:00
|
|
|
data->bytes_xfered = data->blksz * data->blocks;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
if (data->stop) {
|
|
|
|
/*
|
|
|
|
* The controller needs a reset of internal state machines
|
|
|
|
* upon error conditions.
|
|
|
|
*/
|
2007-07-22 14:18:46 -06:00
|
|
|
if (data->error) {
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_reset(host, SDHCI_RESET_CMD);
|
|
|
|
sdhci_reset(host, SDHCI_RESET_DATA);
|
|
|
|
}
|
|
|
|
|
|
|
|
sdhci_send_command(host, data->stop);
|
|
|
|
} else
|
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd)
|
|
|
|
{
|
|
|
|
int flags;
|
2006-06-30 03:22:28 -06:00
|
|
|
u32 mask;
|
2006-06-30 03:22:23 -06:00
|
|
|
unsigned long timeout;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
WARN_ON(host->cmd);
|
|
|
|
|
|
|
|
/* Wait max 10 ms */
|
2006-06-30 03:22:23 -06:00
|
|
|
timeout = 10;
|
2006-06-30 03:22:28 -06:00
|
|
|
|
|
|
|
mask = SDHCI_CMD_INHIBIT;
|
|
|
|
if ((cmd->data != NULL) || (cmd->flags & MMC_RSP_BUSY))
|
|
|
|
mask |= SDHCI_DATA_INHIBIT;
|
|
|
|
|
|
|
|
/* We shouldn't wait for data inihibit for stop commands, even
|
|
|
|
though they might use busy signaling */
|
|
|
|
if (host->mrq->data && (cmd == host->mrq->data->stop))
|
|
|
|
mask &= ~SDHCI_DATA_INHIBIT;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
while (sdhci_readl(host, SDHCI_PRESENT_STATE) & mask) {
|
2006-06-30 03:22:23 -06:00
|
|
|
if (timeout == 0) {
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_ERR "%s: Controller never released "
|
2007-02-09 00:29:19 -07:00
|
|
|
"inhibit bit(s).\n", mmc_hostname(host->mmc));
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_dumpregs(host);
|
2007-07-22 14:18:46 -06:00
|
|
|
cmd->error = -EIO;
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
return;
|
|
|
|
}
|
2006-06-30 03:22:23 -06:00
|
|
|
timeout--;
|
|
|
|
mdelay(1);
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
mod_timer(&host->timer, jiffies + 10 * HZ);
|
|
|
|
|
|
|
|
host->cmd = cmd;
|
|
|
|
|
|
|
|
sdhci_prepare_data(host, cmd->data);
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, cmd->arg, SDHCI_ARGUMENT);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:25 -06:00
|
|
|
sdhci_set_transfer_mode(host, cmd->data);
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
if ((cmd->flags & MMC_RSP_136) && (cmd->flags & MMC_RSP_BUSY)) {
|
2007-02-09 00:29:19 -07:00
|
|
|
printk(KERN_ERR "%s: Unsupported response type!\n",
|
2006-03-24 04:18:17 -07:00
|
|
|
mmc_hostname(host->mmc));
|
2007-07-22 14:18:46 -06:00
|
|
|
cmd->error = -EINVAL;
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!(cmd->flags & MMC_RSP_PRESENT))
|
|
|
|
flags = SDHCI_CMD_RESP_NONE;
|
|
|
|
else if (cmd->flags & MMC_RSP_136)
|
|
|
|
flags = SDHCI_CMD_RESP_LONG;
|
|
|
|
else if (cmd->flags & MMC_RSP_BUSY)
|
|
|
|
flags = SDHCI_CMD_RESP_SHORT_BUSY;
|
|
|
|
else
|
|
|
|
flags = SDHCI_CMD_RESP_SHORT;
|
|
|
|
|
|
|
|
if (cmd->flags & MMC_RSP_CRC)
|
|
|
|
flags |= SDHCI_CMD_CRC;
|
|
|
|
if (cmd->flags & MMC_RSP_OPCODE)
|
|
|
|
flags |= SDHCI_CMD_INDEX;
|
|
|
|
if (cmd->data)
|
|
|
|
flags |= SDHCI_CMD_DATA;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writew(host, SDHCI_MAKE_CMD(cmd->opcode, flags), SDHCI_COMMAND);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_finish_command(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
BUG_ON(host->cmd == NULL);
|
|
|
|
|
|
|
|
if (host->cmd->flags & MMC_RSP_PRESENT) {
|
|
|
|
if (host->cmd->flags & MMC_RSP_136) {
|
|
|
|
/* CRC is stripped so we need to do some shifting. */
|
|
|
|
for (i = 0;i < 4;i++) {
|
2009-03-16 15:13:46 -06:00
|
|
|
host->cmd->resp[i] = sdhci_readl(host,
|
2006-03-24 04:18:17 -07:00
|
|
|
SDHCI_RESPONSE + (3-i)*4) << 8;
|
|
|
|
if (i != 3)
|
|
|
|
host->cmd->resp[i] |=
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_readb(host,
|
2006-03-24 04:18:17 -07:00
|
|
|
SDHCI_RESPONSE + (3-i)*4-1);
|
|
|
|
}
|
|
|
|
} else {
|
2009-03-16 15:13:46 -06:00
|
|
|
host->cmd->resp[0] = sdhci_readl(host, SDHCI_RESPONSE);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-07-22 14:18:46 -06:00
|
|
|
host->cmd->error = 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2007-08-12 08:46:32 -06:00
|
|
|
if (host->data && host->data_early)
|
|
|
|
sdhci_finish_data(host);
|
|
|
|
|
|
|
|
if (!host->cmd->data)
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
|
|
|
|
host->cmd = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)
|
|
|
|
{
|
|
|
|
int div;
|
|
|
|
u16 clk;
|
2006-06-30 03:22:23 -06:00
|
|
|
unsigned long timeout;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
if (clock == host->clock)
|
|
|
|
return;
|
|
|
|
|
2009-03-16 15:13:59 -06:00
|
|
|
if (host->ops->set_clock) {
|
|
|
|
host->ops->set_clock(host, clock);
|
|
|
|
if (host->quirks & SDHCI_QUIRK_NONSTANDARD_CLOCK)
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
if (clock == 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
for (div = 1;div < 256;div *= 2) {
|
|
|
|
if ((host->max_clk / div) <= clock)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
div >>= 1;
|
|
|
|
|
|
|
|
clk = div << SDHCI_DIVIDER_SHIFT;
|
|
|
|
clk |= SDHCI_CLOCK_INT_EN;
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
/* Wait max 10 ms */
|
2006-06-30 03:22:23 -06:00
|
|
|
timeout = 10;
|
2009-03-16 15:13:46 -06:00
|
|
|
while (!((clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL))
|
2006-06-30 03:22:23 -06:00
|
|
|
& SDHCI_CLOCK_INT_STABLE)) {
|
|
|
|
if (timeout == 0) {
|
2007-02-09 00:29:19 -07:00
|
|
|
printk(KERN_ERR "%s: Internal clock never "
|
|
|
|
"stabilised.\n", mmc_hostname(host->mmc));
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_dumpregs(host);
|
|
|
|
return;
|
|
|
|
}
|
2006-06-30 03:22:23 -06:00
|
|
|
timeout--;
|
|
|
|
mdelay(1);
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
clk |= SDHCI_CLOCK_CARD_EN;
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
out:
|
|
|
|
host->clock = clock;
|
|
|
|
}
|
|
|
|
|
2006-06-30 03:22:23 -06:00
|
|
|
static void sdhci_set_power(struct sdhci_host *host, unsigned short power)
|
|
|
|
{
|
|
|
|
u8 pwr;
|
|
|
|
|
2009-05-03 12:45:03 -06:00
|
|
|
if (power == (unsigned short)-1)
|
|
|
|
pwr = 0;
|
|
|
|
else {
|
|
|
|
switch (1 << power) {
|
|
|
|
case MMC_VDD_165_195:
|
|
|
|
pwr = SDHCI_POWER_180;
|
|
|
|
break;
|
|
|
|
case MMC_VDD_29_30:
|
|
|
|
case MMC_VDD_30_31:
|
|
|
|
pwr = SDHCI_POWER_300;
|
|
|
|
break;
|
|
|
|
case MMC_VDD_32_33:
|
|
|
|
case MMC_VDD_33_34:
|
|
|
|
pwr = SDHCI_POWER_330;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (host->pwr == pwr)
|
2006-06-30 03:22:23 -06:00
|
|
|
return;
|
|
|
|
|
2009-05-03 12:45:03 -06:00
|
|
|
host->pwr = pwr;
|
|
|
|
|
|
|
|
if (pwr == 0) {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
|
2009-05-03 12:45:03 -06:00
|
|
|
return;
|
2007-01-27 07:32:31 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Spec says that we should clear the power reg before setting
|
|
|
|
* a new value. Some controllers don't seem to like this though.
|
|
|
|
*/
|
2008-03-18 10:35:49 -06:00
|
|
|
if (!(host->quirks & SDHCI_QUIRK_SINGLE_POWER_WRITE))
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
|
2006-06-30 03:22:23 -06:00
|
|
|
|
2008-07-04 11:00:03 -06:00
|
|
|
/*
|
2008-07-07 15:25:56 -06:00
|
|
|
* At least the Marvell CaFe chip gets confused if we set the voltage
|
2008-07-04 11:00:03 -06:00
|
|
|
* and set turn on power at the same time, so set the voltage first.
|
|
|
|
*/
|
2009-06-21 12:59:33 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER)
|
2009-05-03 12:45:03 -06:00
|
|
|
sdhci_writeb(host, pwr, SDHCI_POWER_CONTROL);
|
2008-07-04 11:00:03 -06:00
|
|
|
|
2009-05-03 12:45:03 -06:00
|
|
|
pwr |= SDHCI_POWER_ON;
|
2006-06-30 03:22:23 -06:00
|
|
|
|
2009-05-03 12:45:03 -06:00
|
|
|
sdhci_writeb(host, pwr, SDHCI_POWER_CONTROL);
|
2009-06-18 08:53:38 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Some controllers need an extra 10ms delay of 10ms before they
|
|
|
|
* can apply clock after applying power
|
|
|
|
*/
|
2009-06-21 12:59:33 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_DELAY_AFTER_POWER)
|
2009-06-18 08:53:38 -06:00
|
|
|
mdelay(10);
|
2006-06-30 03:22:23 -06:00
|
|
|
}
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* MMC callbacks *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static void sdhci_request(struct mmc_host *mmc, struct mmc_request *mrq)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
2009-03-16 15:13:52 -06:00
|
|
|
bool present;
|
2006-03-24 04:18:17 -07:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
host = mmc_priv(mmc);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
|
|
|
WARN_ON(host->mrq != NULL);
|
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#ifndef SDHCI_USE_LEDS_CLASS
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_activate_led(host);
|
2008-03-17 03:29:38 -06:00
|
|
|
#endif
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
host->mrq = mrq;
|
|
|
|
|
2009-03-16 15:13:52 -06:00
|
|
|
/* If polling, assume that the card is always present. */
|
|
|
|
if (host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION)
|
|
|
|
present = true;
|
|
|
|
else
|
|
|
|
present = sdhci_readl(host, SDHCI_PRESENT_STATE) &
|
|
|
|
SDHCI_CARD_PRESENT;
|
|
|
|
|
|
|
|
if (!present || host->flags & SDHCI_DEVICE_DEAD) {
|
2007-07-22 14:18:46 -06:00
|
|
|
host->mrq->cmd->error = -ENOMEDIUM;
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
} else
|
|
|
|
sdhci_send_command(host, mrq->cmd);
|
|
|
|
|
2006-10-04 03:15:39 -06:00
|
|
|
mmiowb();
|
2006-03-24 04:18:17 -07:00
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
|
|
|
unsigned long flags;
|
|
|
|
u8 ctrl;
|
|
|
|
|
|
|
|
host = mmc_priv(mmc);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
if (host->flags & SDHCI_DEVICE_DEAD)
|
|
|
|
goto out;
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
/*
|
|
|
|
* Reset the chip on each power off.
|
|
|
|
* Should clear out any weird states.
|
|
|
|
*/
|
|
|
|
if (ios->power_mode == MMC_POWER_OFF) {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE);
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_reinit(host);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
sdhci_set_clock(host, ios->clock);
|
|
|
|
|
|
|
|
if (ios->power_mode == MMC_POWER_OFF)
|
2006-06-30 03:22:23 -06:00
|
|
|
sdhci_set_power(host, -1);
|
2006-03-24 04:18:17 -07:00
|
|
|
else
|
2006-06-30 03:22:23 -06:00
|
|
|
sdhci_set_power(host, ios->vdd);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
|
2007-02-18 04:07:47 -07:00
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
if (ios->bus_width == MMC_BUS_WIDTH_4)
|
|
|
|
ctrl |= SDHCI_CTRL_4BITBUS;
|
|
|
|
else
|
|
|
|
ctrl &= ~SDHCI_CTRL_4BITBUS;
|
2007-02-18 04:07:47 -07:00
|
|
|
|
|
|
|
if (ios->timing == MMC_TIMING_SD_HS)
|
|
|
|
ctrl |= SDHCI_CTRL_HISPD;
|
|
|
|
else
|
|
|
|
ctrl &= ~SDHCI_CTRL_HISPD;
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2007-07-25 15:47:04 -06:00
|
|
|
/*
|
|
|
|
* Some (ENE) controllers go apeshit on some ios operation,
|
|
|
|
* signalling timeout and CRC errors even on CMD0. Resetting
|
|
|
|
* it on each ios seems to solve the problem.
|
|
|
|
*/
|
2008-03-18 10:35:49 -06:00
|
|
|
if(host->quirks & SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS)
|
2007-07-25 15:47:04 -06:00
|
|
|
sdhci_reset(host, SDHCI_RESET_CMD | SDHCI_RESET_DATA);
|
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
out:
|
2006-10-04 03:15:39 -06:00
|
|
|
mmiowb();
|
2006-03-24 04:18:17 -07:00
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int sdhci_get_ro(struct mmc_host *mmc)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
|
|
|
unsigned long flags;
|
|
|
|
int present;
|
|
|
|
|
|
|
|
host = mmc_priv(mmc);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
if (host->flags & SDHCI_DEVICE_DEAD)
|
|
|
|
present = 0;
|
|
|
|
else
|
2009-03-16 15:13:46 -06:00
|
|
|
present = sdhci_readl(host, SDHCI_PRESENT_STATE);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
|
2009-03-16 15:13:54 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_INVERTED_WRITE_PROTECT)
|
|
|
|
return !!(present & SDHCI_WRITE_PROTECT);
|
2006-03-24 04:18:17 -07:00
|
|
|
return !(present & SDHCI_WRITE_PROTECT);
|
|
|
|
}
|
|
|
|
|
2007-09-03 23:59:18 -06:00
|
|
|
static void sdhci_enable_sdio_irq(struct mmc_host *mmc, int enable)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
host = mmc_priv(mmc);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
if (host->flags & SDHCI_DEVICE_DEAD)
|
|
|
|
goto out;
|
|
|
|
|
2007-09-03 23:59:18 -06:00
|
|
|
if (enable)
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_unmask_irqs(host, SDHCI_INT_CARD_INT);
|
|
|
|
else
|
|
|
|
sdhci_mask_irqs(host, SDHCI_INT_CARD_INT);
|
2008-04-16 11:13:13 -06:00
|
|
|
out:
|
2007-09-03 23:59:18 -06:00
|
|
|
mmiowb();
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
}
|
|
|
|
|
2006-11-12 18:55:30 -07:00
|
|
|
static const struct mmc_host_ops sdhci_ops = {
|
2006-03-24 04:18:17 -07:00
|
|
|
.request = sdhci_request,
|
|
|
|
.set_ios = sdhci_set_ios,
|
|
|
|
.get_ro = sdhci_get_ro,
|
2007-09-03 23:59:18 -06:00
|
|
|
.enable_sdio_irq = sdhci_enable_sdio_irq,
|
2006-03-24 04:18:17 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Tasklets *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static void sdhci_tasklet_card(unsigned long param)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
host = (struct sdhci_host*)param;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
if (!(sdhci_readl(host, SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT)) {
|
2006-03-24 04:18:17 -07:00
|
|
|
if (host->mrq) {
|
|
|
|
printk(KERN_ERR "%s: Card removed during transfer!\n",
|
|
|
|
mmc_hostname(host->mmc));
|
|
|
|
printk(KERN_ERR "%s: Resetting controller.\n",
|
|
|
|
mmc_hostname(host->mmc));
|
|
|
|
|
|
|
|
sdhci_reset(host, SDHCI_RESET_CMD);
|
|
|
|
sdhci_reset(host, SDHCI_RESET_DATA);
|
|
|
|
|
2007-07-22 14:18:46 -06:00
|
|
|
host->mrq->cmd->error = -ENOMEDIUM;
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
|
2008-08-18 14:18:14 -06:00
|
|
|
mmc_detect_change(host->mmc, msecs_to_jiffies(200));
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_tasklet_finish(unsigned long param)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
|
|
|
unsigned long flags;
|
|
|
|
struct mmc_request *mrq;
|
|
|
|
|
|
|
|
host = (struct sdhci_host*)param;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
|
|
|
del_timer(&host->timer);
|
|
|
|
|
|
|
|
mrq = host->mrq;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The controller needs a reset of internal state machines
|
|
|
|
* upon error conditions.
|
|
|
|
*/
|
2008-04-16 11:13:13 -06:00
|
|
|
if (!(host->flags & SDHCI_DEVICE_DEAD) &&
|
|
|
|
(mrq->cmd->error ||
|
|
|
|
(mrq->data && (mrq->data->error ||
|
|
|
|
(mrq->data->stop && mrq->data->stop->error))) ||
|
|
|
|
(host->quirks & SDHCI_QUIRK_RESET_AFTER_REQUEST))) {
|
2006-06-30 03:22:33 -06:00
|
|
|
|
|
|
|
/* Some controllers need this kick or reset won't work here */
|
2008-03-18 10:35:49 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_CLOCK_BEFORE_RESET) {
|
2006-06-30 03:22:33 -06:00
|
|
|
unsigned int clock;
|
|
|
|
|
|
|
|
/* This is to force an update */
|
|
|
|
clock = host->clock;
|
|
|
|
host->clock = 0;
|
|
|
|
sdhci_set_clock(host, clock);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Spec says we should do both at the same time, but Ricoh
|
|
|
|
controllers do not like that. */
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_reset(host, SDHCI_RESET_CMD);
|
|
|
|
sdhci_reset(host, SDHCI_RESET_DATA);
|
|
|
|
}
|
|
|
|
|
|
|
|
host->mrq = NULL;
|
|
|
|
host->cmd = NULL;
|
|
|
|
host->data = NULL;
|
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#ifndef SDHCI_USE_LEDS_CLASS
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_deactivate_led(host);
|
2008-03-17 03:29:38 -06:00
|
|
|
#endif
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-10-04 03:15:39 -06:00
|
|
|
mmiowb();
|
2006-03-24 04:18:17 -07:00
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
|
|
|
|
mmc_request_done(host->mmc, mrq);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_timeout_timer(unsigned long data)
|
|
|
|
{
|
|
|
|
struct sdhci_host *host;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
host = (struct sdhci_host*)data;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
|
|
|
if (host->mrq) {
|
2007-02-09 00:29:19 -07:00
|
|
|
printk(KERN_ERR "%s: Timeout waiting for hardware "
|
|
|
|
"interrupt.\n", mmc_hostname(host->mmc));
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_dumpregs(host);
|
|
|
|
|
|
|
|
if (host->data) {
|
2007-07-22 14:18:46 -06:00
|
|
|
host->data->error = -ETIMEDOUT;
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_finish_data(host);
|
|
|
|
} else {
|
|
|
|
if (host->cmd)
|
2007-07-22 14:18:46 -06:00
|
|
|
host->cmd->error = -ETIMEDOUT;
|
2006-03-24 04:18:17 -07:00
|
|
|
else
|
2007-07-22 14:18:46 -06:00
|
|
|
host->mrq->cmd->error = -ETIMEDOUT;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-10-04 03:15:39 -06:00
|
|
|
mmiowb();
|
2006-03-24 04:18:17 -07:00
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Interrupt handling *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static void sdhci_cmd_irq(struct sdhci_host *host, u32 intmask)
|
|
|
|
{
|
|
|
|
BUG_ON(intmask == 0);
|
|
|
|
|
|
|
|
if (!host->cmd) {
|
2007-08-12 09:29:47 -06:00
|
|
|
printk(KERN_ERR "%s: Got command interrupt 0x%08x even "
|
|
|
|
"though no command operation was in progress.\n",
|
|
|
|
mmc_hostname(host->mmc), (unsigned)intmask);
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_dumpregs(host);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2007-07-25 15:15:27 -06:00
|
|
|
if (intmask & SDHCI_INT_TIMEOUT)
|
2007-07-22 14:18:46 -06:00
|
|
|
host->cmd->error = -ETIMEDOUT;
|
|
|
|
else if (intmask & (SDHCI_INT_CRC | SDHCI_INT_END_BIT |
|
|
|
|
SDHCI_INT_INDEX))
|
|
|
|
host->cmd->error = -EILSEQ;
|
2007-07-25 15:15:27 -06:00
|
|
|
|
2008-07-24 17:09:08 -06:00
|
|
|
if (host->cmd->error) {
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
2008-07-24 17:09:08 -06:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The host can send and interrupt when the busy state has
|
|
|
|
* ended, allowing us to wait without wasting CPU cycles.
|
|
|
|
* Unfortunately this is overloaded on the "data complete"
|
|
|
|
* interrupt, so we need to take some care when handling
|
|
|
|
* it.
|
|
|
|
*
|
|
|
|
* Note: The 1.0 specification is a bit ambiguous about this
|
|
|
|
* feature so there might be some problems with older
|
|
|
|
* controllers.
|
|
|
|
*/
|
|
|
|
if (host->cmd->flags & MMC_RSP_BUSY) {
|
|
|
|
if (host->cmd->data)
|
|
|
|
DBG("Cannot wait for busy signal when also "
|
|
|
|
"doing a data transfer");
|
2009-02-20 10:33:08 -07:00
|
|
|
else if (!(host->quirks & SDHCI_QUIRK_NO_BUSY_IRQ))
|
2008-07-24 17:09:08 -06:00
|
|
|
return;
|
2009-02-20 10:33:08 -07:00
|
|
|
|
|
|
|
/* The controller does not support the end-of-busy IRQ,
|
|
|
|
* fall through and take the SDHCI_INT_RESPONSE */
|
2008-07-24 17:09:08 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
if (intmask & SDHCI_INT_RESPONSE)
|
2007-07-25 15:15:27 -06:00
|
|
|
sdhci_finish_command(host);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
2009-06-14 06:52:38 -06:00
|
|
|
#ifdef DEBUG
|
|
|
|
static void sdhci_show_adma_error(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
const char *name = mmc_hostname(host->mmc);
|
|
|
|
u8 *desc = host->adma_desc;
|
|
|
|
__le32 *dma;
|
|
|
|
__le16 *len;
|
|
|
|
u8 attr;
|
|
|
|
|
|
|
|
sdhci_dumpregs(host);
|
|
|
|
|
|
|
|
while (true) {
|
|
|
|
dma = (__le32 *)(desc + 4);
|
|
|
|
len = (__le16 *)(desc + 2);
|
|
|
|
attr = *desc;
|
|
|
|
|
|
|
|
DBG("%s: %p: DMA 0x%08x, LEN 0x%04x, Attr=0x%02x\n",
|
|
|
|
name, desc, le32_to_cpu(*dma), le16_to_cpu(*len), attr);
|
|
|
|
|
|
|
|
desc += 8;
|
|
|
|
|
|
|
|
if (attr & 2)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
static void sdhci_show_adma_error(struct sdhci_host *host) { }
|
|
|
|
#endif
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
static void sdhci_data_irq(struct sdhci_host *host, u32 intmask)
|
|
|
|
{
|
|
|
|
BUG_ON(intmask == 0);
|
|
|
|
|
|
|
|
if (!host->data) {
|
|
|
|
/*
|
2008-07-24 17:09:08 -06:00
|
|
|
* The "data complete" interrupt is also used to
|
|
|
|
* indicate that a busy state has ended. See comment
|
|
|
|
* above in sdhci_cmd_irq().
|
2006-03-24 04:18:17 -07:00
|
|
|
*/
|
2008-07-24 17:09:08 -06:00
|
|
|
if (host->cmd && (host->cmd->flags & MMC_RSP_BUSY)) {
|
|
|
|
if (intmask & SDHCI_INT_DATA_END) {
|
|
|
|
sdhci_finish_command(host);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2007-08-12 09:29:47 -06:00
|
|
|
printk(KERN_ERR "%s: Got data interrupt 0x%08x even "
|
|
|
|
"though no data operation was in progress.\n",
|
|
|
|
mmc_hostname(host->mmc), (unsigned)intmask);
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_dumpregs(host);
|
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (intmask & SDHCI_INT_DATA_TIMEOUT)
|
2007-07-22 14:18:46 -06:00
|
|
|
host->data->error = -ETIMEDOUT;
|
|
|
|
else if (intmask & (SDHCI_INT_DATA_CRC | SDHCI_INT_DATA_END_BIT))
|
|
|
|
host->data->error = -EILSEQ;
|
2009-06-14 06:52:38 -06:00
|
|
|
else if (intmask & SDHCI_INT_ADMA_ERROR) {
|
|
|
|
printk(KERN_ERR "%s: ADMA error\n", mmc_hostname(host->mmc));
|
|
|
|
sdhci_show_adma_error(host);
|
2008-06-28 10:28:51 -06:00
|
|
|
host->data->error = -EIO;
|
2009-06-14 06:52:38 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2007-07-22 14:18:46 -06:00
|
|
|
if (host->data->error)
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_finish_data(host);
|
|
|
|
else {
|
2006-07-02 09:50:59 -06:00
|
|
|
if (intmask & (SDHCI_INT_DATA_AVAIL | SDHCI_INT_SPACE_AVAIL))
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_transfer_pio(host);
|
|
|
|
|
2007-05-13 14:39:23 -06:00
|
|
|
/*
|
|
|
|
* We currently don't do anything fancy with DMA
|
|
|
|
* boundaries, but as we can't disable the feature
|
|
|
|
* we need to at least restart the transfer.
|
|
|
|
*/
|
|
|
|
if (intmask & SDHCI_INT_DMA_END)
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, sdhci_readl(host, SDHCI_DMA_ADDRESS),
|
|
|
|
SDHCI_DMA_ADDRESS);
|
2007-05-13 14:39:23 -06:00
|
|
|
|
2007-08-12 08:46:32 -06:00
|
|
|
if (intmask & SDHCI_INT_DATA_END) {
|
|
|
|
if (host->cmd) {
|
|
|
|
/*
|
|
|
|
* Data managed to finish before the
|
|
|
|
* command completed. Make sure we do
|
|
|
|
* things in the proper order.
|
|
|
|
*/
|
|
|
|
host->data_early = 1;
|
|
|
|
} else {
|
|
|
|
sdhci_finish_data(host);
|
|
|
|
}
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 07:55:46 -06:00
|
|
|
static irqreturn_t sdhci_irq(int irq, void *dev_id)
|
2006-03-24 04:18:17 -07:00
|
|
|
{
|
|
|
|
irqreturn_t result;
|
|
|
|
struct sdhci_host* host = dev_id;
|
|
|
|
u32 intmask;
|
2007-09-03 23:59:18 -06:00
|
|
|
int cardint = 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
spin_lock(&host->lock);
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
intmask = sdhci_readl(host, SDHCI_INT_STATUS);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2007-03-06 05:30:13 -07:00
|
|
|
if (!intmask || intmask == 0xffffffff) {
|
2006-03-24 04:18:17 -07:00
|
|
|
result = IRQ_NONE;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
2008-03-08 15:44:25 -07:00
|
|
|
DBG("*** %s got interrupt: 0x%08x\n",
|
|
|
|
mmc_hostname(host->mmc), intmask);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:26 -06:00
|
|
|
if (intmask & (SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE)) {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, intmask & (SDHCI_INT_CARD_INSERT |
|
|
|
|
SDHCI_INT_CARD_REMOVE), SDHCI_INT_STATUS);
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_schedule(&host->card_tasklet);
|
2006-06-30 03:22:26 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:26 -06:00
|
|
|
intmask &= ~(SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:26 -06:00
|
|
|
if (intmask & SDHCI_INT_CMD_MASK) {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, intmask & SDHCI_INT_CMD_MASK,
|
|
|
|
SDHCI_INT_STATUS);
|
2006-06-30 03:22:26 -06:00
|
|
|
sdhci_cmd_irq(host, intmask & SDHCI_INT_CMD_MASK);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
if (intmask & SDHCI_INT_DATA_MASK) {
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, intmask & SDHCI_INT_DATA_MASK,
|
|
|
|
SDHCI_INT_STATUS);
|
2006-06-30 03:22:26 -06:00
|
|
|
sdhci_data_irq(host, intmask & SDHCI_INT_DATA_MASK);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
intmask &= ~(SDHCI_INT_CMD_MASK | SDHCI_INT_DATA_MASK);
|
|
|
|
|
2007-07-20 10:20:36 -06:00
|
|
|
intmask &= ~SDHCI_INT_ERROR;
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
if (intmask & SDHCI_INT_BUS_POWER) {
|
2006-06-30 03:22:26 -06:00
|
|
|
printk(KERN_ERR "%s: Card is consuming too much power!\n",
|
2006-03-24 04:18:17 -07:00
|
|
|
mmc_hostname(host->mmc));
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, SDHCI_INT_BUS_POWER, SDHCI_INT_STATUS);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
2007-06-26 05:31:16 -06:00
|
|
|
intmask &= ~SDHCI_INT_BUS_POWER;
|
2006-06-30 03:22:26 -06:00
|
|
|
|
2007-09-03 23:59:18 -06:00
|
|
|
if (intmask & SDHCI_INT_CARD_INT)
|
|
|
|
cardint = 1;
|
|
|
|
|
|
|
|
intmask &= ~SDHCI_INT_CARD_INT;
|
|
|
|
|
2006-06-30 03:22:26 -06:00
|
|
|
if (intmask) {
|
2007-02-09 00:29:19 -07:00
|
|
|
printk(KERN_ERR "%s: Unexpected interrupt 0x%08x.\n",
|
2006-06-30 03:22:26 -06:00
|
|
|
mmc_hostname(host->mmc), intmask);
|
2006-03-24 04:18:17 -07:00
|
|
|
sdhci_dumpregs(host);
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
sdhci_writel(host, intmask, SDHCI_INT_STATUS);
|
2006-06-30 03:22:26 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
result = IRQ_HANDLED;
|
|
|
|
|
2006-10-04 03:15:39 -06:00
|
|
|
mmiowb();
|
2006-03-24 04:18:17 -07:00
|
|
|
out:
|
|
|
|
spin_unlock(&host->lock);
|
|
|
|
|
2007-09-03 23:59:18 -06:00
|
|
|
/*
|
|
|
|
* We have to delay this as it calls back into the driver.
|
|
|
|
*/
|
|
|
|
if (cardint)
|
|
|
|
mmc_signal_sdio_irq(host->mmc);
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
return result;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Suspend/resume *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
int sdhci_suspend_host(struct sdhci_host *host, pm_message_t state)
|
2006-03-24 04:18:17 -07:00
|
|
|
{
|
2008-03-18 10:35:49 -06:00
|
|
|
int ret;
|
2007-03-06 05:38:49 -07:00
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_disable_card_detection(host);
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
ret = mmc_suspend_host(host->mmc, state);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
2007-03-06 05:38:49 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
free_irq(host->irq, host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
EXPORT_SYMBOL_GPL(sdhci_suspend_host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
int sdhci_resume_host(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
int ret;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-09-22 17:45:30 -06:00
|
|
|
if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
|
2008-03-18 10:35:49 -06:00
|
|
|
if (host->ops->enable_dma)
|
|
|
|
host->ops->enable_dma(host);
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
ret = request_irq(host->irq, sdhci_irq, IRQF_SHARED,
|
|
|
|
mmc_hostname(host->mmc), host);
|
2007-01-29 23:55:15 -07:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
sdhci_init(host);
|
|
|
|
mmiowb();
|
|
|
|
|
|
|
|
ret = mmc_resume_host(host->mmc);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_enable_card_detection(host);
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
EXPORT_SYMBOL_GPL(sdhci_resume_host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
#endif /* CONFIG_PM */
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
2008-03-18 10:35:49 -06:00
|
|
|
* Device allocation/registration *
|
2006-03-24 04:18:17 -07:00
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
struct sdhci_host *sdhci_alloc_host(struct device *dev,
|
|
|
|
size_t priv_size)
|
2006-03-24 04:18:17 -07:00
|
|
|
{
|
|
|
|
struct mmc_host *mmc;
|
|
|
|
struct sdhci_host *host;
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
WARN_ON(dev == NULL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
mmc = mmc_alloc_host(sizeof(struct sdhci_host) + priv_size, dev);
|
2006-03-24 04:18:17 -07:00
|
|
|
if (!mmc)
|
2008-03-18 10:35:49 -06:00
|
|
|
return ERR_PTR(-ENOMEM);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
host = mmc_priv(mmc);
|
|
|
|
host->mmc = mmc;
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
return host;
|
|
|
|
}
|
2006-10-04 03:15:40 -06:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
EXPORT_SYMBOL_GPL(sdhci_alloc_host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
int sdhci_add_host(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
struct mmc_host *mmc;
|
|
|
|
unsigned int caps;
|
|
|
|
int ret;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
WARN_ON(host == NULL);
|
|
|
|
if (host == NULL)
|
|
|
|
return -EINVAL;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
mmc = host->mmc;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
if (debug_quirks)
|
|
|
|
host->quirks = debug_quirks;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:30 -06:00
|
|
|
sdhci_reset(host, SDHCI_RESET_ALL);
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
host->version = sdhci_readw(host, SDHCI_HOST_VERSION);
|
2008-06-28 10:28:51 -06:00
|
|
|
host->version = (host->version & SDHCI_SPEC_VER_MASK)
|
|
|
|
>> SDHCI_SPEC_VER_SHIFT;
|
|
|
|
if (host->version > SDHCI_SPEC_200) {
|
2006-06-30 03:22:29 -06:00
|
|
|
printk(KERN_ERR "%s: Unknown controller version (%d). "
|
2008-03-08 15:44:25 -07:00
|
|
|
"You may experience problems.\n", mmc_hostname(mmc),
|
2008-06-28 10:28:51 -06:00
|
|
|
host->version);
|
2006-06-30 03:22:29 -06:00
|
|
|
}
|
|
|
|
|
2009-03-16 15:13:46 -06:00
|
|
|
caps = sdhci_readl(host, SDHCI_CAPABILITIES);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_FORCE_DMA)
|
2009-09-22 17:45:30 -06:00
|
|
|
host->flags |= SDHCI_USE_SDMA;
|
|
|
|
else if (!(caps & SDHCI_CAN_DO_SDMA))
|
|
|
|
DBG("Controller doesn't have SDMA capability\n");
|
2006-06-30 03:22:31 -06:00
|
|
|
else
|
2009-09-22 17:45:30 -06:00
|
|
|
host->flags |= SDHCI_USE_SDMA;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
if ((host->quirks & SDHCI_QUIRK_BROKEN_DMA) &&
|
2009-09-22 17:45:30 -06:00
|
|
|
(host->flags & SDHCI_USE_SDMA)) {
|
2007-11-02 08:22:30 -06:00
|
|
|
DBG("Disabling DMA as it is marked broken\n");
|
2009-09-22 17:45:30 -06:00
|
|
|
host->flags &= ~SDHCI_USE_SDMA;
|
2007-09-30 04:44:18 -06:00
|
|
|
}
|
|
|
|
|
2009-09-22 17:45:30 -06:00
|
|
|
if ((host->version >= SDHCI_SPEC_200) && (caps & SDHCI_CAN_DO_ADMA2))
|
|
|
|
host->flags |= SDHCI_USE_ADMA;
|
2008-06-28 10:28:51 -06:00
|
|
|
|
|
|
|
if ((host->quirks & SDHCI_QUIRK_BROKEN_ADMA) &&
|
|
|
|
(host->flags & SDHCI_USE_ADMA)) {
|
|
|
|
DBG("Disabling ADMA as it is marked broken\n");
|
|
|
|
host->flags &= ~SDHCI_USE_ADMA;
|
|
|
|
}
|
|
|
|
|
2009-09-22 17:45:30 -06:00
|
|
|
if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
|
2008-03-18 10:35:49 -06:00
|
|
|
if (host->ops->enable_dma) {
|
|
|
|
if (host->ops->enable_dma(host)) {
|
|
|
|
printk(KERN_WARNING "%s: No suitable DMA "
|
|
|
|
"available. Falling back to PIO.\n",
|
|
|
|
mmc_hostname(mmc));
|
2009-09-22 17:45:30 -06:00
|
|
|
host->flags &=
|
|
|
|
~(SDHCI_USE_SDMA | SDHCI_USE_ADMA);
|
2008-03-18 10:35:49 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-06-28 10:28:51 -06:00
|
|
|
if (host->flags & SDHCI_USE_ADMA) {
|
|
|
|
/*
|
|
|
|
* We need to allocate descriptors for all sg entries
|
|
|
|
* (128) and potentially one alignment transfer for
|
|
|
|
* each of those entries.
|
|
|
|
*/
|
|
|
|
host->adma_desc = kmalloc((128 * 2 + 1) * 4, GFP_KERNEL);
|
|
|
|
host->align_buffer = kmalloc(128 * 4, GFP_KERNEL);
|
|
|
|
if (!host->adma_desc || !host->align_buffer) {
|
|
|
|
kfree(host->adma_desc);
|
|
|
|
kfree(host->align_buffer);
|
|
|
|
printk(KERN_WARNING "%s: Unable to allocate ADMA "
|
|
|
|
"buffers. Falling back to standard DMA.\n",
|
|
|
|
mmc_hostname(mmc));
|
|
|
|
host->flags &= ~SDHCI_USE_ADMA;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-07-20 16:32:11 -06:00
|
|
|
/*
|
|
|
|
* If we use DMA, then it's up to the caller to set the DMA
|
|
|
|
* mask, but PIO does not need the hw shim so we set a new
|
|
|
|
* mask here in that case.
|
|
|
|
*/
|
2009-09-22 17:45:30 -06:00
|
|
|
if (!(host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA))) {
|
2008-07-20 16:32:11 -06:00
|
|
|
host->dma_mask = DMA_BIT_MASK(64);
|
|
|
|
mmc_dev(host->mmc)->dma_mask = &host->dma_mask;
|
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:21 -06:00
|
|
|
host->max_clk =
|
|
|
|
(caps & SDHCI_CLOCK_BASE_MASK) >> SDHCI_CLOCK_BASE_SHIFT;
|
2009-03-16 15:13:57 -06:00
|
|
|
host->max_clk *= 1000000;
|
2006-06-30 03:22:21 -06:00
|
|
|
if (host->max_clk == 0) {
|
2009-03-16 15:13:57 -06:00
|
|
|
if (!host->ops->get_max_clock) {
|
|
|
|
printk(KERN_ERR
|
|
|
|
"%s: Hardware doesn't specify base clock "
|
|
|
|
"frequency.\n", mmc_hostname(mmc));
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
host->max_clk = host->ops->get_max_clock(host);
|
2006-06-30 03:22:21 -06:00
|
|
|
}
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-06-30 03:22:25 -06:00
|
|
|
host->timeout_clk =
|
|
|
|
(caps & SDHCI_TIMEOUT_CLK_MASK) >> SDHCI_TIMEOUT_CLK_SHIFT;
|
|
|
|
if (host->timeout_clk == 0) {
|
2009-09-22 17:45:13 -06:00
|
|
|
if (host->ops->get_timeout_clock) {
|
|
|
|
host->timeout_clk = host->ops->get_timeout_clock(host);
|
|
|
|
} else if (!(host->quirks &
|
|
|
|
SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK)) {
|
2009-03-16 15:13:57 -06:00
|
|
|
printk(KERN_ERR
|
|
|
|
"%s: Hardware doesn't specify timeout clock "
|
|
|
|
"frequency.\n", mmc_hostname(mmc));
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
2006-06-30 03:22:25 -06:00
|
|
|
}
|
|
|
|
if (caps & SDHCI_TIMEOUT_CLK_UNIT)
|
|
|
|
host->timeout_clk *= 1000;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Set host parameters.
|
|
|
|
*/
|
|
|
|
mmc->ops = &sdhci_ops;
|
2009-09-22 17:45:08 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_NONSTANDARD_CLOCK &&
|
|
|
|
host->ops->set_clock && host->ops->get_min_clock)
|
2009-07-29 16:04:16 -06:00
|
|
|
mmc->f_min = host->ops->get_min_clock(host);
|
|
|
|
else
|
|
|
|
mmc->f_min = host->max_clk / 256;
|
2006-03-24 04:18:17 -07:00
|
|
|
mmc->f_max = host->max_clk;
|
2009-06-17 14:14:08 -06:00
|
|
|
mmc->caps = MMC_CAP_SDIO_IRQ;
|
|
|
|
|
|
|
|
if (!(host->quirks & SDHCI_QUIRK_FORCE_1_BIT_DATA))
|
|
|
|
mmc->caps |= MMC_CAP_4_BIT_DATA;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-02-02 13:13:49 -07:00
|
|
|
if (caps & SDHCI_CAN_DO_HISPD)
|
2007-02-18 04:07:47 -07:00
|
|
|
mmc->caps |= MMC_CAP_SD_HIGHSPEED;
|
|
|
|
|
2009-03-16 15:13:52 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION)
|
|
|
|
mmc->caps |= MMC_CAP_NEEDS_POLL;
|
|
|
|
|
2006-06-30 03:22:23 -06:00
|
|
|
mmc->ocr_avail = 0;
|
|
|
|
if (caps & SDHCI_CAN_VDD_330)
|
|
|
|
mmc->ocr_avail |= MMC_VDD_32_33|MMC_VDD_33_34;
|
2007-02-02 14:41:41 -07:00
|
|
|
if (caps & SDHCI_CAN_VDD_300)
|
2006-06-30 03:22:23 -06:00
|
|
|
mmc->ocr_avail |= MMC_VDD_29_30|MMC_VDD_30_31;
|
2007-02-02 14:41:41 -07:00
|
|
|
if (caps & SDHCI_CAN_VDD_180)
|
2007-03-16 20:39:00 -06:00
|
|
|
mmc->ocr_avail |= MMC_VDD_165_195;
|
2006-06-30 03:22:23 -06:00
|
|
|
|
|
|
|
if (mmc->ocr_avail == 0) {
|
|
|
|
printk(KERN_ERR "%s: Hardware doesn't report any "
|
2008-03-08 15:44:25 -07:00
|
|
|
"support voltages.\n", mmc_hostname(mmc));
|
2008-03-18 10:35:49 -06:00
|
|
|
return -ENODEV;
|
2006-06-30 03:22:23 -06:00
|
|
|
}
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
spin_lock_init(&host->lock);
|
|
|
|
|
|
|
|
/*
|
2008-06-28 10:28:51 -06:00
|
|
|
* Maximum number of segments. Depends on if the hardware
|
|
|
|
* can do scatter/gather or not.
|
2006-03-24 04:18:17 -07:00
|
|
|
*/
|
2008-06-28 10:28:51 -06:00
|
|
|
if (host->flags & SDHCI_USE_ADMA)
|
|
|
|
mmc->max_hw_segs = 128;
|
2009-09-22 17:45:30 -06:00
|
|
|
else if (host->flags & SDHCI_USE_SDMA)
|
2006-03-24 04:18:17 -07:00
|
|
|
mmc->max_hw_segs = 1;
|
2008-06-28 10:28:51 -06:00
|
|
|
else /* PIO */
|
|
|
|
mmc->max_hw_segs = 128;
|
|
|
|
mmc->max_phys_segs = 128;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
/*
|
2006-07-02 09:51:35 -06:00
|
|
|
* Maximum number of sectors in one transfer. Limited by DMA boundary
|
2006-11-21 09:55:45 -07:00
|
|
|
* size (512KiB).
|
2006-03-24 04:18:17 -07:00
|
|
|
*/
|
2006-11-21 09:55:45 -07:00
|
|
|
mmc->max_req_size = 524288;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Maximum segment size. Could be one segment with the maximum number
|
2008-06-28 10:28:51 -06:00
|
|
|
* of bytes. When doing hardware scatter/gather, each entry cannot
|
|
|
|
* be larger than 64 KiB though.
|
2006-03-24 04:18:17 -07:00
|
|
|
*/
|
2008-06-28 10:28:51 -06:00
|
|
|
if (host->flags & SDHCI_USE_ADMA)
|
|
|
|
mmc->max_seg_size = 65536;
|
|
|
|
else
|
|
|
|
mmc->max_seg_size = mmc->max_req_size;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-11-21 09:54:23 -07:00
|
|
|
/*
|
|
|
|
* Maximum block size. This varies from controller to controller and
|
|
|
|
* is specified in the capabilities register.
|
|
|
|
*/
|
2009-03-16 15:14:03 -06:00
|
|
|
if (host->quirks & SDHCI_QUIRK_FORCE_BLK_SZ_2048) {
|
|
|
|
mmc->max_blk_size = 2;
|
|
|
|
} else {
|
|
|
|
mmc->max_blk_size = (caps & SDHCI_MAX_BLOCK_MASK) >>
|
|
|
|
SDHCI_MAX_BLOCK_SHIFT;
|
|
|
|
if (mmc->max_blk_size >= 3) {
|
|
|
|
printk(KERN_WARNING "%s: Invalid maximum block size, "
|
|
|
|
"assuming 512 bytes\n", mmc_hostname(mmc));
|
|
|
|
mmc->max_blk_size = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
mmc->max_blk_size = 512 << mmc->max_blk_size;
|
2006-11-21 09:54:23 -07:00
|
|
|
|
2006-11-21 09:55:45 -07:00
|
|
|
/*
|
|
|
|
* Maximum block count.
|
|
|
|
*/
|
2009-06-14 05:40:53 -06:00
|
|
|
mmc->max_blk_count = (host->quirks & SDHCI_QUIRK_NO_MULTIBLOCK) ? 1 : 65535;
|
2006-11-21 09:55:45 -07:00
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
/*
|
|
|
|
* Init tasklets.
|
|
|
|
*/
|
|
|
|
tasklet_init(&host->card_tasklet,
|
|
|
|
sdhci_tasklet_card, (unsigned long)host);
|
|
|
|
tasklet_init(&host->finish_tasklet,
|
|
|
|
sdhci_tasklet_finish, (unsigned long)host);
|
|
|
|
|
2006-10-10 15:47:07 -06:00
|
|
|
setup_timer(&host->timer, sdhci_timeout_timer, (unsigned long)host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2006-07-01 20:29:38 -06:00
|
|
|
ret = request_irq(host->irq, sdhci_irq, IRQF_SHARED,
|
2008-03-08 15:44:25 -07:00
|
|
|
mmc_hostname(mmc), host);
|
2006-03-24 04:18:17 -07:00
|
|
|
if (ret)
|
2006-06-30 03:22:21 -06:00
|
|
|
goto untasklet;
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
sdhci_init(host);
|
|
|
|
|
|
|
|
#ifdef CONFIG_MMC_DEBUG
|
|
|
|
sdhci_dumpregs(host);
|
|
|
|
#endif
|
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#ifdef SDHCI_USE_LEDS_CLASS
|
2009-02-14 08:22:39 -07:00
|
|
|
snprintf(host->led_name, sizeof(host->led_name),
|
|
|
|
"%s::", mmc_hostname(mmc));
|
|
|
|
host->led.name = host->led_name;
|
2008-03-17 03:29:38 -06:00
|
|
|
host->led.brightness = LED_OFF;
|
|
|
|
host->led.default_trigger = mmc_hostname(mmc);
|
|
|
|
host->led.brightness_set = sdhci_led_control;
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
ret = led_classdev_register(mmc_dev(mmc), &host->led);
|
2008-03-17 03:29:38 -06:00
|
|
|
if (ret)
|
|
|
|
goto reset;
|
|
|
|
#endif
|
|
|
|
|
2006-10-04 03:15:39 -06:00
|
|
|
mmiowb();
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
mmc_add_host(mmc);
|
|
|
|
|
2009-09-22 17:45:30 -06:00
|
|
|
printk(KERN_INFO "%s: SDHCI controller on %s [%s] using %s\n",
|
2008-11-08 13:37:46 -07:00
|
|
|
mmc_hostname(mmc), host->hw_name, dev_name(mmc_dev(mmc)),
|
2009-09-22 17:45:30 -06:00
|
|
|
(host->flags & SDHCI_USE_ADMA) ? "ADMA" :
|
|
|
|
(host->flags & SDHCI_USE_SDMA) ? "DMA" : "PIO");
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_enable_card_detection(host);
|
|
|
|
|
2006-03-24 04:18:17 -07:00
|
|
|
return 0;
|
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#ifdef SDHCI_USE_LEDS_CLASS
|
2008-03-17 03:29:38 -06:00
|
|
|
reset:
|
|
|
|
sdhci_reset(host, SDHCI_RESET_ALL);
|
|
|
|
free_irq(host->irq, host);
|
|
|
|
#endif
|
2006-06-30 03:22:21 -06:00
|
|
|
untasklet:
|
2006-03-24 04:18:17 -07:00
|
|
|
tasklet_kill(&host->card_tasklet);
|
|
|
|
tasklet_kill(&host->finish_tasklet);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
EXPORT_SYMBOL_GPL(sdhci_add_host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
void sdhci_remove_host(struct sdhci_host *host, int dead)
|
2008-03-18 10:35:49 -06:00
|
|
|
{
|
2008-04-16 11:13:13 -06:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (dead) {
|
|
|
|
spin_lock_irqsave(&host->lock, flags);
|
|
|
|
|
|
|
|
host->flags |= SDHCI_DEVICE_DEAD;
|
|
|
|
|
|
|
|
if (host->mrq) {
|
|
|
|
printk(KERN_ERR "%s: Controller removed during "
|
|
|
|
" transfer!\n", mmc_hostname(host->mmc));
|
|
|
|
|
|
|
|
host->mrq->cmd->error = -ENOMEDIUM;
|
|
|
|
tasklet_schedule(&host->finish_tasklet);
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&host->lock, flags);
|
|
|
|
}
|
|
|
|
|
2009-03-16 15:13:48 -06:00
|
|
|
sdhci_disable_card_detection(host);
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
mmc_remove_host(host->mmc);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-12-21 09:01:48 -07:00
|
|
|
#ifdef SDHCI_USE_LEDS_CLASS
|
2008-03-17 03:29:38 -06:00
|
|
|
led_classdev_unregister(&host->led);
|
|
|
|
#endif
|
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
if (!dead)
|
|
|
|
sdhci_reset(host, SDHCI_RESET_ALL);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
free_irq(host->irq, host);
|
|
|
|
|
|
|
|
del_timer_sync(&host->timer);
|
|
|
|
|
|
|
|
tasklet_kill(&host->card_tasklet);
|
|
|
|
tasklet_kill(&host->finish_tasklet);
|
2008-06-28 10:28:51 -06:00
|
|
|
|
|
|
|
kfree(host->adma_desc);
|
|
|
|
kfree(host->align_buffer);
|
|
|
|
|
|
|
|
host->adma_desc = NULL;
|
|
|
|
host->align_buffer = NULL;
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
EXPORT_SYMBOL_GPL(sdhci_remove_host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
void sdhci_free_host(struct sdhci_host *host)
|
2006-03-24 04:18:17 -07:00
|
|
|
{
|
2008-03-18 10:35:49 -06:00
|
|
|
mmc_free_host(host->mmc);
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
EXPORT_SYMBOL_GPL(sdhci_free_host);
|
2006-03-24 04:18:17 -07:00
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Driver init/exit *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static int __init sdhci_drv_init(void)
|
|
|
|
{
|
|
|
|
printk(KERN_INFO DRIVER_NAME
|
2007-02-09 00:23:41 -07:00
|
|
|
": Secure Digital Host Controller Interface driver\n");
|
2006-03-24 04:18:17 -07:00
|
|
|
printk(KERN_INFO DRIVER_NAME ": Copyright(c) Pierre Ossman\n");
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
return 0;
|
2006-03-24 04:18:17 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit sdhci_drv_exit(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(sdhci_drv_init);
|
|
|
|
module_exit(sdhci_drv_exit);
|
|
|
|
|
2006-06-30 03:22:31 -06:00
|
|
|
module_param(debug_quirks, uint, 0444);
|
2006-06-30 03:22:31 -06:00
|
|
|
|
2009-04-08 12:14:54 -06:00
|
|
|
MODULE_AUTHOR("Pierre Ossman <pierre@ossman.eu>");
|
2008-03-18 10:35:49 -06:00
|
|
|
MODULE_DESCRIPTION("Secure Digital Host Controller Interface core driver");
|
2006-03-24 04:18:17 -07:00
|
|
|
MODULE_LICENSE("GPL");
|
2006-06-30 03:22:31 -06:00
|
|
|
|
2006-06-30 03:22:31 -06:00
|
|
|
MODULE_PARM_DESC(debug_quirks, "Force certain quirks.");
|