kernel-fxtec-pro1x/include/asm-cris/arch-v10/tlb.h

14 lines
355 B
C
Raw Normal View History

#ifndef _CRIS_ARCH_TLB_H
#define _CRIS_ARCH_TLB_H
/* The TLB can host up to 64 different mm contexts at the same time.
* The last page_id is never running - it is used as an invalid page_id
* so we can make TLB entries that will never match.
*/
#define NUM_TLB_ENTRIES 64
#define NUM_PAGEID 64
#define INVALID_PAGEID 63
#define NO_CONTEXT -1
#endif