2006-06-29 03:24:40 -06:00
|
|
|
#ifndef _LINUX_IRQ_H
|
|
|
|
#define _LINUX_IRQ_H
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Please do not include this file in generic code. There is currently
|
|
|
|
* no requirement for any architecture to implement anything held
|
|
|
|
* within this file.
|
|
|
|
*
|
|
|
|
* Thanks. --rmk
|
|
|
|
*/
|
|
|
|
|
2005-12-20 18:27:50 -07:00
|
|
|
#include <linux/smp.h>
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#ifndef CONFIG_S390
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
#include <linux/linkage.h>
|
|
|
|
#include <linux/cache.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/cpumask.h>
|
2006-06-23 03:06:00 -06:00
|
|
|
#include <linux/irqreturn.h>
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
#include <asm/irq.h>
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQ line status.
|
|
|
|
*/
|
|
|
|
#define IRQ_INPROGRESS 1 /* IRQ handler active - do not enter! */
|
|
|
|
#define IRQ_DISABLED 2 /* IRQ disabled - do not enter! */
|
|
|
|
#define IRQ_PENDING 4 /* IRQ pending - replay on enable */
|
|
|
|
#define IRQ_REPLAY 8 /* IRQ has been replayed but not acked yet */
|
|
|
|
#define IRQ_AUTODETECT 16 /* IRQ is being autodetected */
|
|
|
|
#define IRQ_WAITING 32 /* IRQ not yet seen - for autodetection */
|
|
|
|
#define IRQ_LEVEL 64 /* IRQ level triggered */
|
|
|
|
#define IRQ_MASKED 128 /* IRQ masked - shouldn't be seen again */
|
2006-06-29 03:24:43 -06:00
|
|
|
#ifdef CONFIG_IRQ_PER_CPU
|
2005-09-06 16:17:25 -06:00
|
|
|
# define IRQ_PER_CPU 256 /* IRQ is per CPU */
|
|
|
|
# define CHECK_IRQ_PER_CPU(var) ((var) & IRQ_PER_CPU)
|
|
|
|
#else
|
|
|
|
# define CHECK_IRQ_PER_CPU(var) 0
|
|
|
|
#endif
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:49 -06:00
|
|
|
#define IRQ_NOPROBE 512 /* IRQ is not valid for probing */
|
2006-06-29 03:24:49 -06:00
|
|
|
#define IRQ_NOREQUEST 1024 /* IRQ cannot be requested */
|
2006-06-29 03:24:50 -06:00
|
|
|
#define IRQ_NOAUTOEN 2048 /* IRQ will not be enabled on request irq */
|
2006-06-29 03:24:51 -06:00
|
|
|
#define IRQ_DELAYED_DISABLE \
|
|
|
|
4096 /* IRQ disable (masking) happens delayed. */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQ types, see also include/linux/interrupt.h
|
|
|
|
*/
|
|
|
|
#define IRQ_TYPE_NONE 0x0000 /* Default, unspecified type */
|
|
|
|
#define IRQ_TYPE_EDGE_RISING 0x0001 /* Edge rising type */
|
|
|
|
#define IRQ_TYPE_EDGE_FALLING 0x0002 /* Edge falling type */
|
|
|
|
#define IRQ_TYPE_EDGE_BOTH (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
|
|
|
|
#define IRQ_TYPE_LEVEL_HIGH 0x0004 /* Level high type */
|
|
|
|
#define IRQ_TYPE_LEVEL_LOW 0x0008 /* Level low type */
|
|
|
|
#define IRQ_TYPE_SIMPLE 0x0010 /* Simple type */
|
|
|
|
#define IRQ_TYPE_PERCPU 0x0020 /* Per CPU type */
|
|
|
|
#define IRQ_TYPE_PROBE 0x0040 /* Probing in progress */
|
|
|
|
|
|
|
|
struct proc_dir_entry;
|
|
|
|
|
2006-06-29 03:24:45 -06:00
|
|
|
/**
|
2006-06-29 03:24:51 -06:00
|
|
|
* struct irq_chip - hardware interrupt chip descriptor
|
2006-06-29 03:24:45 -06:00
|
|
|
*
|
|
|
|
* @name: name for /proc/interrupts
|
|
|
|
* @startup: start up the interrupt (defaults to ->enable if NULL)
|
|
|
|
* @shutdown: shut down the interrupt (defaults to ->disable if NULL)
|
|
|
|
* @enable: enable the interrupt (defaults to chip->unmask if NULL)
|
|
|
|
* @disable: disable the interrupt (defaults to chip->mask if NULL)
|
|
|
|
* @ack: start of a new interrupt
|
|
|
|
* @mask: mask an interrupt source
|
|
|
|
* @mask_ack: ack and mask an interrupt source
|
|
|
|
* @unmask: unmask an interrupt source
|
|
|
|
* @end: end of interrupt
|
|
|
|
* @set_affinity: set the CPU affinity on SMP machines
|
|
|
|
* @retrigger: resend an IRQ to the CPU
|
|
|
|
* @set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ
|
|
|
|
* @set_wake: enable/disable power-management wake-on of an IRQ
|
|
|
|
*
|
|
|
|
* @release: release function solely used by UML
|
2006-06-29 03:24:51 -06:00
|
|
|
* @typename: obsoleted by name, kept as migration helper
|
2005-04-16 16:20:36 -06:00
|
|
|
*/
|
2006-06-29 03:24:51 -06:00
|
|
|
struct irq_chip {
|
|
|
|
const char *name;
|
2006-06-29 03:24:41 -06:00
|
|
|
unsigned int (*startup)(unsigned int irq);
|
|
|
|
void (*shutdown)(unsigned int irq);
|
|
|
|
void (*enable)(unsigned int irq);
|
|
|
|
void (*disable)(unsigned int irq);
|
2006-06-29 03:24:51 -06:00
|
|
|
|
2006-06-29 03:24:41 -06:00
|
|
|
void (*ack)(unsigned int irq);
|
2006-06-29 03:24:51 -06:00
|
|
|
void (*mask)(unsigned int irq);
|
|
|
|
void (*mask_ack)(unsigned int irq);
|
|
|
|
void (*unmask)(unsigned int irq);
|
|
|
|
|
2006-06-29 03:24:41 -06:00
|
|
|
void (*end)(unsigned int irq);
|
|
|
|
void (*set_affinity)(unsigned int irq, cpumask_t dest);
|
2006-06-29 03:24:44 -06:00
|
|
|
int (*retrigger)(unsigned int irq);
|
2006-06-29 03:24:51 -06:00
|
|
|
int (*set_type)(unsigned int irq, unsigned int flow_type);
|
|
|
|
int (*set_wake)(unsigned int irq, unsigned int on);
|
2006-06-29 03:24:44 -06:00
|
|
|
|
2005-06-21 18:16:24 -06:00
|
|
|
/* Currently used only by UML, might disappear one day.*/
|
|
|
|
#ifdef CONFIG_IRQ_RELEASE_METHOD
|
2006-06-29 03:24:41 -06:00
|
|
|
void (*release)(unsigned int irq, void *dev_id);
|
2005-06-21 18:16:24 -06:00
|
|
|
#endif
|
2006-06-29 03:24:51 -06:00
|
|
|
/*
|
|
|
|
* For compatibility, ->typename is copied into ->name.
|
|
|
|
* Will disappear.
|
|
|
|
*/
|
|
|
|
const char *typename;
|
2005-04-16 16:20:36 -06:00
|
|
|
};
|
|
|
|
|
2006-06-29 03:24:45 -06:00
|
|
|
/**
|
|
|
|
* struct irq_desc - interrupt descriptor
|
|
|
|
*
|
2006-06-29 03:24:51 -06:00
|
|
|
* @handle_irq: highlevel irq-events handler [if NULL, __do_IRQ()]
|
|
|
|
* @chip: low level interrupt hardware access
|
|
|
|
* @handler_data: per-IRQ data for the irq_chip methods
|
|
|
|
* @chip_data: platform-specific per-chip private data for the chip
|
|
|
|
* methods, to allow shared chip implementations
|
2006-06-29 03:24:45 -06:00
|
|
|
* @action: the irq action chain
|
|
|
|
* @status: status information
|
|
|
|
* @depth: disable-depth, for nested irq_disable() calls
|
|
|
|
* @irq_count: stats field to detect stalled irqs
|
|
|
|
* @irqs_unhandled: stats field for spurious unhandled interrupts
|
|
|
|
* @lock: locking for SMP
|
|
|
|
* @affinity: IRQ affinity on SMP
|
2006-06-29 03:24:51 -06:00
|
|
|
* @cpu: cpu index useful for balancing
|
2006-06-29 03:24:45 -06:00
|
|
|
* @pending_mask: pending rebalanced interrupts
|
|
|
|
* @move_irq: need to re-target IRQ destination
|
|
|
|
* @dir: /proc/irq/ procfs entry
|
|
|
|
* @affinity_entry: /proc/irq/smp_affinity procfs entry on SMP
|
2005-04-16 16:20:36 -06:00
|
|
|
*
|
|
|
|
* Pad this out to 32 bytes for cache and indexing reasons.
|
|
|
|
*/
|
2006-06-29 03:24:40 -06:00
|
|
|
struct irq_desc {
|
2006-06-29 03:24:51 -06:00
|
|
|
void fastcall (*handle_irq)(unsigned int irq,
|
|
|
|
struct irq_desc *desc,
|
|
|
|
struct pt_regs *regs);
|
|
|
|
struct irq_chip *chip;
|
|
|
|
void *handler_data;
|
2006-06-29 03:24:41 -06:00
|
|
|
void *chip_data;
|
|
|
|
struct irqaction *action; /* IRQ action list */
|
|
|
|
unsigned int status; /* IRQ status */
|
2006-06-29 03:24:51 -06:00
|
|
|
|
2006-06-29 03:24:41 -06:00
|
|
|
unsigned int depth; /* nested irq disables */
|
|
|
|
unsigned int irq_count; /* For detecting broken IRQs */
|
|
|
|
unsigned int irqs_unhandled;
|
|
|
|
spinlock_t lock;
|
2006-06-29 03:24:38 -06:00
|
|
|
#ifdef CONFIG_SMP
|
2006-06-29 03:24:41 -06:00
|
|
|
cpumask_t affinity;
|
2006-06-29 03:24:51 -06:00
|
|
|
unsigned int cpu;
|
2006-06-29 03:24:38 -06:00
|
|
|
#endif
|
2006-06-29 03:24:40 -06:00
|
|
|
#if defined(CONFIG_GENERIC_PENDING_IRQ) || defined(CONFIG_IRQBALANCE)
|
2006-06-29 03:24:42 -06:00
|
|
|
cpumask_t pending_mask;
|
2006-06-29 03:24:41 -06:00
|
|
|
unsigned int move_irq; /* need to re-target IRQ dest */
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
#endif
|
2006-06-29 03:24:42 -06:00
|
|
|
#ifdef CONFIG_PROC_FS
|
|
|
|
struct proc_dir_entry *dir;
|
|
|
|
#endif
|
2006-06-29 03:24:40 -06:00
|
|
|
} ____cacheline_aligned;
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
extern struct irq_desc irq_desc[NR_IRQS];
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
/*
|
|
|
|
* Migration helpers for obsolete names, they will go away:
|
|
|
|
*/
|
2006-06-29 03:24:51 -06:00
|
|
|
#define hw_interrupt_type irq_chip
|
|
|
|
typedef struct irq_chip hw_irq_controller;
|
|
|
|
#define no_irq_type no_irq_chip
|
2006-06-29 03:24:40 -06:00
|
|
|
typedef struct irq_desc irq_desc_t;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Pick up the arch-dependent methods:
|
|
|
|
*/
|
|
|
|
#include <asm/hw_irq.h>
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:51 -06:00
|
|
|
/*
|
|
|
|
* Architectures call this to let the generic IRQ layer
|
|
|
|
* handle an interrupt:
|
|
|
|
*/
|
|
|
|
static inline void generic_handle_irq(unsigned int irq, struct pt_regs *regs)
|
|
|
|
{
|
|
|
|
struct irq_desc *desc = irq_desc + irq;
|
|
|
|
|
|
|
|
desc->handle_irq(irq, desc, regs);
|
|
|
|
}
|
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
extern int setup_irq(unsigned int irq, struct irqaction *new);
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
#ifdef CONFIG_GENERIC_HARDIRQS
|
2006-06-29 03:24:40 -06:00
|
|
|
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
static inline void set_native_irq_info(int irq, cpumask_t mask)
|
|
|
|
{
|
2006-06-29 03:24:38 -06:00
|
|
|
irq_desc[irq].affinity = mask;
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
}
|
|
|
|
#else
|
|
|
|
static inline void set_native_irq_info(int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#if defined(CONFIG_GENERIC_PENDING_IRQ) || defined(CONFIG_IRQBALANCE)
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
2006-03-25 04:07:36 -07:00
|
|
|
void set_pending_irq(unsigned int irq, cpumask_t mask);
|
|
|
|
void move_native_irq(int irq);
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
|
|
|
#ifdef CONFIG_PCI_MSI
|
|
|
|
/*
|
|
|
|
* Wonder why these are dummies?
|
|
|
|
* For e.g the set_ioapic_affinity_vector() calls the set_ioapic_affinity_irq()
|
|
|
|
* counter part after translating the vector to irq info. We need to perform
|
|
|
|
* this operation on the real irq, when we dont use vector, i.e when
|
|
|
|
* pci_use_vector() is false.
|
|
|
|
*/
|
|
|
|
static inline void move_irq(int irq)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void set_irq_info(int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#else /* CONFIG_PCI_MSI */
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
|
|
|
static inline void move_irq(int irq)
|
|
|
|
{
|
|
|
|
move_native_irq(irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void set_irq_info(int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
set_native_irq_info(irq, mask);
|
|
|
|
}
|
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#endif /* CONFIG_PCI_MSI */
|
|
|
|
|
|
|
|
#else /* CONFIG_GENERIC_PENDING_IRQ || CONFIG_IRQBALANCE */
|
|
|
|
|
|
|
|
static inline void move_irq(int irq)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void move_native_irq(int irq)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void set_pending_irq(unsigned int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
}
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
|
|
|
static inline void set_irq_info(int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
set_native_irq_info(irq, mask);
|
|
|
|
}
|
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#endif /* CONFIG_GENERIC_PENDING_IRQ */
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#else /* CONFIG_SMP */
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
|
|
|
#define move_irq(x)
|
|
|
|
#define move_native_irq(x)
|
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#endif /* CONFIG_SMP */
|
[PATCH] x86/x86_64: deferred handling of writes to /proc/irqxx/smp_affinity
When handling writes to /proc/irq, current code is re-programming rte
entries directly. This is not recommended and could potentially cause
chipset's to lockup, or cause missing interrupts.
CONFIG_IRQ_BALANCE does this correctly, where it re-programs only when the
interrupt is pending. The same needs to be done for /proc/irq handling as well.
Otherwise user space irq balancers are really not doing the right thing.
- Changed pending_irq_balance_cpumask to pending_irq_migrate_cpumask for
lack of a generic name.
- added move_irq out of IRQ_BALANCE, and added this same to X86_64
- Added new proc handler for write, so we can do deferred write at irq
handling time.
- Display of /proc/irq/XX/smp_affinity used to display CPU_MASKALL, instead
it now shows only active cpu masks, or exactly what was set.
- Provided a common move_irq implementation, instead of duplicating
when using generic irq framework.
Tested on i386/x86_64 and ia64 with CONFIG_PCI_MSI turned on and off.
Tested UP builds as well.
MSI testing: tbd: I have cards, need to look for a x-over cable, although I
did test an earlier version of this patch. Will test in a couple days.
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Acked-by: Zwane Mwaikambo <zwane@holomorphy.com>
Grudgingly-acked-by: Andi Kleen <ak@muc.de>
Signed-off-by: Coywolf Qi Hunt <coywolf@lovecn.org>
Signed-off-by: Ashok Raj <ashok.raj@intel.com>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
2005-09-06 16:16:15 -06:00
|
|
|
|
2006-06-23 03:04:22 -06:00
|
|
|
#ifdef CONFIG_IRQBALANCE
|
|
|
|
extern void set_balance_irq_affinity(unsigned int irq, cpumask_t mask);
|
|
|
|
#else
|
|
|
|
static inline void set_balance_irq_affinity(unsigned int irq, cpumask_t mask)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2006-06-29 03:24:41 -06:00
|
|
|
#ifdef CONFIG_AUTO_IRQ_AFFINITY
|
|
|
|
extern int select_smp_affinity(unsigned int irq);
|
|
|
|
#else
|
|
|
|
static inline int select_smp_affinity(unsigned int irq)
|
|
|
|
{
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2005-04-16 16:20:36 -06:00
|
|
|
extern int no_irq_affinity;
|
|
|
|
|
2006-06-29 03:24:51 -06:00
|
|
|
/* Handle irq action chains: */
|
|
|
|
extern int handle_IRQ_event(unsigned int irq, struct pt_regs *regs,
|
|
|
|
struct irqaction *action);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Built-in IRQ handlers for various IRQ types,
|
|
|
|
* callable via desc->chip->handle_irq()
|
|
|
|
*/
|
|
|
|
extern void fastcall
|
|
|
|
handle_level_irq(unsigned int irq, struct irq_desc *desc, struct pt_regs *regs);
|
|
|
|
extern void fastcall
|
|
|
|
handle_fastack_irq(unsigned int irq, struct irq_desc *desc,
|
|
|
|
struct pt_regs *regs);
|
|
|
|
extern void fastcall
|
|
|
|
handle_edge_irq(unsigned int irq, struct irq_desc *desc, struct pt_regs *regs);
|
|
|
|
extern void fastcall
|
|
|
|
handle_simple_irq(unsigned int irq, struct irq_desc *desc,
|
|
|
|
struct pt_regs *regs);
|
|
|
|
extern void fastcall
|
|
|
|
handle_percpu_irq(unsigned int irq, struct irq_desc *desc,
|
|
|
|
struct pt_regs *regs);
|
|
|
|
extern void fastcall
|
|
|
|
handle_bad_irq(unsigned int irq, struct irq_desc *desc, struct pt_regs *regs);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Get a descriptive string for the highlevel handler, for
|
|
|
|
* /proc/interrupts output:
|
|
|
|
*/
|
|
|
|
extern const char *
|
|
|
|
handle_irq_name(void fastcall (*handle)(unsigned int, struct irq_desc *,
|
|
|
|
struct pt_regs *));
|
|
|
|
|
2006-06-29 03:24:39 -06:00
|
|
|
/*
|
2006-06-29 03:24:51 -06:00
|
|
|
* Monolithic do_IRQ implementation.
|
|
|
|
* (is an explicit fastcall, because i386 4KSTACKS calls it from assembly)
|
2006-06-29 03:24:39 -06:00
|
|
|
*/
|
2005-04-16 16:20:36 -06:00
|
|
|
extern fastcall unsigned int __do_IRQ(unsigned int irq, struct pt_regs *regs);
|
2006-06-29 03:24:39 -06:00
|
|
|
|
2006-06-29 03:24:51 -06:00
|
|
|
/* Handling of unhandled and spurious interrupts: */
|
2006-06-29 03:24:40 -06:00
|
|
|
extern void note_interrupt(unsigned int irq, struct irq_desc *desc,
|
2006-06-29 03:24:39 -06:00
|
|
|
int action_ret, struct pt_regs *regs);
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:48 -06:00
|
|
|
/* Resending of interrupts :*/
|
|
|
|
void check_irq_resend(struct irq_desc *desc, unsigned int irq);
|
|
|
|
|
2006-06-29 03:24:51 -06:00
|
|
|
/* Initialize /proc/irq/ */
|
2005-04-16 16:20:36 -06:00
|
|
|
extern void init_irq_proc(void);
|
2006-01-06 01:12:21 -07:00
|
|
|
|
2006-06-29 03:24:51 -06:00
|
|
|
/* Enable/disable irq debugging output: */
|
|
|
|
extern int noirqdebug_setup(char *str);
|
|
|
|
|
|
|
|
/* Checks whether the interrupt can be requested by request_irq(): */
|
|
|
|
extern int can_request_irq(unsigned int irq, unsigned long irqflags);
|
|
|
|
|
|
|
|
/* Dummy irq-chip implementation: */
|
|
|
|
extern struct irq_chip no_irq_chip;
|
|
|
|
|
|
|
|
extern void
|
|
|
|
set_irq_chip_and_handler(unsigned int irq, struct irq_chip *chip,
|
|
|
|
void fastcall (*handle)(unsigned int,
|
|
|
|
struct irq_desc *,
|
|
|
|
struct pt_regs *));
|
|
|
|
extern void
|
|
|
|
__set_irq_handler(unsigned int irq,
|
|
|
|
void fastcall (*handle)(unsigned int, struct irq_desc *,
|
|
|
|
struct pt_regs *),
|
|
|
|
int is_chained);
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:51 -06:00
|
|
|
/*
|
|
|
|
* Set a highlevel flow handler for a given IRQ:
|
|
|
|
*/
|
|
|
|
static inline void
|
|
|
|
set_irq_handler(unsigned int irq,
|
|
|
|
void fastcall (*handle)(unsigned int, struct irq_desc *,
|
|
|
|
struct pt_regs *))
|
|
|
|
{
|
|
|
|
__set_irq_handler(irq, handle, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set a highlevel chained flow handler for a given IRQ.
|
|
|
|
* (a chained handler is automatically enabled and set to
|
|
|
|
* IRQ_NOREQUEST and IRQ_NOPROBE)
|
|
|
|
*/
|
|
|
|
static inline void
|
|
|
|
set_irq_chained_handler(unsigned int irq,
|
|
|
|
void fastcall (*handle)(unsigned int, struct irq_desc *,
|
|
|
|
struct pt_regs *))
|
|
|
|
{
|
|
|
|
__set_irq_handler(irq, handle, 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif /* CONFIG_GENERIC_HARDIRQS */
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#endif /* !CONFIG_S390 */
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2006-06-29 03:24:40 -06:00
|
|
|
#endif /* _LINUX_IRQ_H */
|