2009-09-24 08:11:24 -06:00
|
|
|
|
/*
|
|
|
|
|
* Copyright 2004-2009 Analog Devices Inc.
|
|
|
|
|
*
|
|
|
|
|
* Licensed under the GPL-2 or later.
|
|
|
|
|
*/
|
|
|
|
|
|
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-06 15:50:22 -06:00
|
|
|
|
#ifndef _BLACKFIN_SECTIONS_H
|
|
|
|
|
#define _BLACKFIN_SECTIONS_H
|
|
|
|
|
|
2009-06-08 16:40:28 -06:00
|
|
|
|
/* only used when MTD_UCLINUX */
|
|
|
|
|
extern unsigned long memory_mtd_start, memory_mtd_end, mtd_size;
|
|
|
|
|
|
|
|
|
|
extern unsigned long _ramstart, _ramend, _rambase;
|
|
|
|
|
extern unsigned long memory_start, memory_end, physical_mem_end;
|
|
|
|
|
|
2009-09-23 14:34:48 -06:00
|
|
|
|
/*
|
|
|
|
|
* The weak markings on the lengths might seem weird, but this is required
|
|
|
|
|
* in order to make gcc accept the fact that these may actually have a value
|
|
|
|
|
* of 0 (since they aren't actually addresses, but sizes of sections).
|
|
|
|
|
*/
|
|
|
|
|
extern char _stext_l1[], _etext_l1[], _text_l1_lma[], __weak _text_l1_len[];
|
|
|
|
|
extern char _sdata_l1[], _edata_l1[], _sbss_l1[], _ebss_l1[],
|
|
|
|
|
_data_l1_lma[], __weak _data_l1_len[];
|
2010-01-06 21:11:17 -07:00
|
|
|
|
#ifdef CONFIG_ROMKERNEL
|
|
|
|
|
extern char _data_lma[], _data_len[], _sinitdata[], _einitdata[], _init_data_lma[], _init_data_len[];
|
|
|
|
|
#endif
|
2009-09-23 14:34:48 -06:00
|
|
|
|
extern char _sdata_b_l1[], _edata_b_l1[], _sbss_b_l1[], _ebss_b_l1[],
|
|
|
|
|
_data_b_l1_lma[], __weak _data_b_l1_len[];
|
|
|
|
|
extern char _stext_l2[], _etext_l2[], _sdata_l2[], _edata_l2[],
|
|
|
|
|
_sbss_l2[], _ebss_l2[], _l2_lma[], __weak _l2_len[];
|
2009-06-08 16:40:28 -06:00
|
|
|
|
|
2009-09-22 17:44:17 -06:00
|
|
|
|
#include <asm/mem_map.h>
|
|
|
|
|
|
|
|
|
|
/* Blackfin systems have discontinuous memory map and no virtualized memory */
|
|
|
|
|
static inline int arch_is_kernel_text(unsigned long addr)
|
|
|
|
|
{
|
|
|
|
|
return
|
|
|
|
|
(L1_CODE_LENGTH &&
|
|
|
|
|
addr >= (unsigned long)_stext_l1 &&
|
|
|
|
|
addr < (unsigned long)_etext_l1)
|
|
|
|
|
||
|
|
|
|
|
(L2_LENGTH &&
|
|
|
|
|
addr >= (unsigned long)_stext_l2 &&
|
|
|
|
|
addr < (unsigned long)_etext_l2);
|
|
|
|
|
}
|
|
|
|
|
#define arch_is_kernel_text(addr) arch_is_kernel_text(addr)
|
|
|
|
|
|
|
|
|
|
static inline int arch_is_kernel_data(unsigned long addr)
|
|
|
|
|
{
|
|
|
|
|
return
|
|
|
|
|
(L1_DATA_A_LENGTH &&
|
|
|
|
|
addr >= (unsigned long)_sdata_l1 &&
|
|
|
|
|
addr < (unsigned long)_ebss_l1)
|
|
|
|
|
||
|
|
|
|
|
(L1_DATA_B_LENGTH &&
|
|
|
|
|
addr >= (unsigned long)_sdata_b_l1 &&
|
|
|
|
|
addr < (unsigned long)_ebss_b_l1)
|
|
|
|
|
||
|
|
|
|
|
(L2_LENGTH &&
|
|
|
|
|
addr >= (unsigned long)_sdata_l2 &&
|
|
|
|
|
addr < (unsigned long)_ebss_l2);
|
|
|
|
|
}
|
|
|
|
|
#define arch_is_kernel_data(addr) arch_is_kernel_data(addr)
|
|
|
|
|
|
|
|
|
|
#include <asm-generic/sections.h>
|
|
|
|
|
|
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-06 15:50:22 -06:00
|
|
|
|
#endif
|