2010-01-21 17:53:02 -07:00
|
|
|
/*
|
2011-12-14 08:03:17 -07:00
|
|
|
* arch/arm/mach-tegra/common.c
|
2010-01-21 17:53:02 -07:00
|
|
|
*
|
2013-02-09 18:45:28 -07:00
|
|
|
* Copyright (c) 2013 NVIDIA Corporation. All rights reserved.
|
2010-01-21 17:53:02 -07:00
|
|
|
* Copyright (C) 2010 Google, Inc.
|
|
|
|
*
|
|
|
|
* Author:
|
|
|
|
* Colin Cross <ccross@android.com>
|
|
|
|
*
|
|
|
|
* This software is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
|
|
* may be copied, distributed, and modified under those terms.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/io.h>
|
2010-04-05 14:16:42 -06:00
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/delay.h>
|
2013-07-08 17:01:40 -06:00
|
|
|
#include <linux/reboot.h>
|
2012-11-05 15:18:28 -07:00
|
|
|
#include <linux/irqchip.h>
|
2013-05-27 01:40:09 -06:00
|
|
|
#include <linux/clk-provider.h>
|
2010-01-21 17:53:02 -07:00
|
|
|
|
|
|
|
#include <asm/hardware/cache-l2x0.h>
|
|
|
|
|
|
|
|
#include "board.h"
|
2011-09-08 06:15:22 -06:00
|
|
|
#include "common.h"
|
2013-06-04 04:47:32 -06:00
|
|
|
#include "cpuidle.h"
|
2010-06-23 16:49:17 -06:00
|
|
|
#include "fuse.h"
|
2012-10-04 14:24:09 -06:00
|
|
|
#include "iomap.h"
|
2013-04-03 05:31:45 -06:00
|
|
|
#include "irq.h"
|
2012-01-25 14:43:28 -07:00
|
|
|
#include "pmc.h"
|
2012-06-20 06:36:34 -06:00
|
|
|
#include "apbio.h"
|
2012-08-16 03:31:51 -06:00
|
|
|
#include "sleep.h"
|
2012-11-12 19:04:48 -07:00
|
|
|
#include "pm.h"
|
2013-01-04 02:32:22 -07:00
|
|
|
#include "reset.h"
|
2010-01-28 17:40:29 -07:00
|
|
|
|
2012-01-06 03:43:22 -07:00
|
|
|
/*
|
|
|
|
* Storage for debug-macro.S's state.
|
|
|
|
*
|
|
|
|
* This must be in .data not .bss so that it gets initialized each time the
|
|
|
|
* kernel is loaded. The data is declared here rather than debug-macro.S so
|
|
|
|
* that multiple inclusions of debug-macro.S point at the same data.
|
|
|
|
*/
|
2012-10-01 15:33:20 -06:00
|
|
|
u32 tegra_uart_config[4] = {
|
2012-01-06 03:43:22 -07:00
|
|
|
/* Debug UART initialization required */
|
|
|
|
1,
|
|
|
|
/* Debug UART physical address */
|
2012-10-01 15:21:20 -06:00
|
|
|
0,
|
2012-01-06 03:43:22 -07:00
|
|
|
/* Debug UART virtual address */
|
2012-10-01 15:21:20 -06:00
|
|
|
0,
|
2012-10-01 15:33:20 -06:00
|
|
|
/* Scratch space for debug macro */
|
|
|
|
0,
|
2012-01-06 03:43:22 -07:00
|
|
|
};
|
2010-01-28 17:40:29 -07:00
|
|
|
|
2011-12-19 12:24:05 -07:00
|
|
|
#ifdef CONFIG_OF
|
2011-12-14 08:03:17 -07:00
|
|
|
void __init tegra_dt_init_irq(void)
|
|
|
|
{
|
2013-05-27 01:40:09 -06:00
|
|
|
of_clk_init(NULL);
|
2013-04-03 05:31:28 -06:00
|
|
|
tegra_pmc_init();
|
2011-12-14 08:03:17 -07:00
|
|
|
tegra_init_irq();
|
2012-11-05 15:18:28 -07:00
|
|
|
irqchip_init();
|
2013-04-03 05:31:45 -06:00
|
|
|
tegra_legacy_irq_syscore_init();
|
2011-12-14 08:03:17 -07:00
|
|
|
}
|
2011-12-19 12:24:05 -07:00
|
|
|
#endif
|
2011-12-14 08:03:17 -07:00
|
|
|
|
2013-07-08 17:01:40 -06:00
|
|
|
void tegra_assert_system_reset(enum reboot_mode mode, const char *cmd)
|
2010-08-23 19:37:25 -06:00
|
|
|
{
|
2011-12-14 08:03:19 -07:00
|
|
|
void __iomem *reset = IO_ADDRESS(TEGRA_PMC_BASE + 0);
|
2010-08-23 19:37:25 -06:00
|
|
|
u32 reg;
|
|
|
|
|
2011-02-17 09:13:57 -07:00
|
|
|
reg = readl_relaxed(reset);
|
2011-12-14 08:03:19 -07:00
|
|
|
reg |= 0x10;
|
2011-02-17 09:13:57 -07:00
|
|
|
writel_relaxed(reg, reset);
|
2010-08-23 19:37:25 -06:00
|
|
|
}
|
|
|
|
|
2012-10-29 04:25:57 -06:00
|
|
|
static void __init tegra_init_cache(void)
|
2010-01-21 17:53:02 -07:00
|
|
|
{
|
|
|
|
#ifdef CONFIG_CACHE_L2X0
|
2012-11-12 19:04:48 -07:00
|
|
|
int ret;
|
2010-01-21 17:53:02 -07:00
|
|
|
void __iomem *p = IO_ADDRESS(TEGRA_ARM_PERIF_BASE) + 0x3000;
|
2011-12-14 08:03:20 -07:00
|
|
|
u32 aux_ctrl, cache_type;
|
2010-01-21 17:53:02 -07:00
|
|
|
|
2011-12-14 08:03:20 -07:00
|
|
|
cache_type = readl(p + L2X0_CACHE_TYPE);
|
|
|
|
aux_ctrl = (cache_type & 0x700) << (17-8);
|
2012-11-14 07:27:23 -07:00
|
|
|
aux_ctrl |= 0x7C400001;
|
2011-12-14 08:03:20 -07:00
|
|
|
|
2012-11-12 19:04:48 -07:00
|
|
|
ret = l2x0_of_init(aux_ctrl, 0x8200c3fe);
|
|
|
|
if (!ret)
|
|
|
|
l2x0_saved_regs_addr = virt_to_phys(&l2x0_saved_regs);
|
2010-01-21 17:53:02 -07:00
|
|
|
#endif
|
2010-04-05 14:16:42 -06:00
|
|
|
|
2010-01-21 17:53:02 -07:00
|
|
|
}
|
|
|
|
|
2013-02-13 10:15:48 -07:00
|
|
|
void __init tegra_init_early(void)
|
2010-01-21 17:53:02 -07:00
|
|
|
{
|
2013-01-04 02:32:22 -07:00
|
|
|
tegra_cpu_reset_handler_init();
|
2012-06-20 06:36:34 -06:00
|
|
|
tegra_apb_io_init();
|
2010-06-23 16:49:17 -06:00
|
|
|
tegra_init_fuse();
|
2012-10-29 04:25:57 -06:00
|
|
|
tegra_init_cache();
|
2012-02-09 16:47:49 -07:00
|
|
|
tegra_powergate_init();
|
2013-02-13 10:15:48 -07:00
|
|
|
tegra_hotplug_init();
|
2013-02-09 18:45:28 -07:00
|
|
|
}
|
|
|
|
|
2012-05-02 03:08:06 -06:00
|
|
|
void __init tegra_init_late(void)
|
|
|
|
{
|
2013-04-03 05:31:47 -06:00
|
|
|
tegra_init_suspend();
|
2013-06-04 04:47:32 -06:00
|
|
|
tegra_cpuidle_init();
|
2012-05-02 03:08:06 -06:00
|
|
|
tegra_powergate_debugfs_init();
|
|
|
|
}
|