2007-05-08 23:51:49 -06:00
|
|
|
/* linux/include/asm-arm/arch-s3c2410/regs-watchdog.h
|
2005-04-16 16:20:36 -06:00
|
|
|
*
|
|
|
|
|
* Copyright (c) 2003 Simtec Electronics <linux@simtec.co.uk>
|
|
|
|
|
* http://www.simtec.co.uk/products/SWLINUX/
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* S3C2410 Watchdog timer control
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef __ASM_ARCH_REGS_WATCHDOG_H
|
|
|
|
|
#define __ASM_ARCH_REGS_WATCHDOG_H "$Id: watchdog.h,v 1.2 2003/04/29 13:31:09 ben Exp $"
|
|
|
|
|
|
2007-07-22 09:59:44 -06:00
|
|
|
#define S3C_WDOGREG(x) ((x) + S3C_VA_WATCHDOG)
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2007-07-22 09:59:44 -06:00
|
|
|
#define S3C2410_WTCON S3C_WDOGREG(0x00)
|
|
|
|
|
#define S3C2410_WTDAT S3C_WDOGREG(0x04)
|
|
|
|
|
#define S3C2410_WTCNT S3C_WDOGREG(0x08)
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
|
/* the watchdog can either generate a reset pulse, or an
|
|
|
|
|
* interrupt.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define S3C2410_WTCON_RSTEN (0x01)
|
|
|
|
|
#define S3C2410_WTCON_INTEN (1<<2)
|
|
|
|
|
#define S3C2410_WTCON_ENABLE (1<<5)
|
|
|
|
|
|
|
|
|
|
#define S3C2410_WTCON_DIV16 (0<<3)
|
|
|
|
|
#define S3C2410_WTCON_DIV32 (1<<3)
|
|
|
|
|
#define S3C2410_WTCON_DIV64 (2<<3)
|
|
|
|
|
#define S3C2410_WTCON_DIV128 (3<<3)
|
|
|
|
|
|
|
|
|
|
#define S3C2410_WTCON_PRESCALE(x) ((x) << 8)
|
|
|
|
|
#define S3C2410_WTCON_PRESCALE_MASK (0xff00)
|
|
|
|
|
|
|
|
|
|
#endif /* __ASM_ARCH_REGS_WATCHDOG_H */
|
|
|
|
|
|
|
|
|
|
|
