2005-11-19 02:17:32 -07:00
|
|
|
#ifndef _ASM_POWERPC_PGALLOC_H
|
|
|
|
|
#define _ASM_POWERPC_PGALLOC_H
|
2005-12-16 14:43:46 -07:00
|
|
|
#ifdef __KERNEL__
|
2005-11-19 02:17:32 -07:00
|
|
|
|
2008-11-19 05:50:04 -07:00
|
|
|
#include <linux/mm.h>
|
|
|
|
|
|
|
|
|
|
static inline void pte_free_kernel(struct mm_struct *mm, pte_t *pte)
|
|
|
|
|
{
|
|
|
|
|
free_page((unsigned long)pte);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void pte_free(struct mm_struct *mm, pgtable_t ptepage)
|
|
|
|
|
{
|
|
|
|
|
pgtable_page_dtor(ptepage);
|
|
|
|
|
__free_page(ptepage);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
typedef struct pgtable_free {
|
|
|
|
|
unsigned long val;
|
|
|
|
|
} pgtable_free_t;
|
|
|
|
|
|
|
|
|
|
#define PGF_CACHENUM_MASK 0x7
|
|
|
|
|
|
|
|
|
|
static inline pgtable_free_t pgtable_free_cache(void *p, int cachenum,
|
|
|
|
|
unsigned long mask)
|
|
|
|
|
{
|
|
|
|
|
BUG_ON(cachenum > PGF_CACHENUM_MASK);
|
|
|
|
|
|
|
|
|
|
return (pgtable_free_t){.val = ((unsigned long) p & ~mask) | cachenum};
|
|
|
|
|
}
|
|
|
|
|
|
2007-04-30 00:30:56 -06:00
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
#include <asm/pgalloc-64.h>
|
2005-11-19 02:17:32 -07:00
|
|
|
#else
|
2007-04-30 00:30:56 -06:00
|
|
|
#include <asm/pgalloc-32.h>
|
2005-11-06 17:06:55 -07:00
|
|
|
#endif
|
2005-04-16 16:20:36 -06:00
|
|
|
|
2008-11-19 05:50:04 -07:00
|
|
|
extern void pgtable_free_tlb(struct mmu_gather *tlb, pgtable_free_t pgf);
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
mm: Pass virtual address to [__]p{te,ud,md}_free_tlb()
mm: Pass virtual address to [__]p{te,ud,md}_free_tlb()
Upcoming paches to support the new 64-bit "BookE" powerpc architecture
will need to have the virtual address corresponding to PTE page when
freeing it, due to the way the HW table walker works.
Basically, the TLB can be loaded with "large" pages that cover the whole
virtual space (well, sort-of, half of it actually) represented by a PTE
page, and which contain an "indirect" bit indicating that this TLB entry
RPN points to an array of PTEs from which the TLB can then create direct
entries. Thus, in order to invalidate those when PTE pages are deleted,
we need the virtual address to pass to tlbilx or tlbivax instructions.
The old trick of sticking it somewhere in the PTE page struct page sucks
too much, the address is almost readily available in all call sites and
almost everybody implemets these as macros, so we may as well add the
argument everywhere. I added it to the pmd and pud variants for consistency.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Acked-by: David Howells <dhowells@redhat.com> [MN10300 & FRV]
Acked-by: Nick Piggin <npiggin@suse.de>
Acked-by: Martin Schwidefsky <schwidefsky@de.ibm.com> [s390]
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2009-07-21 23:44:28 -06:00
|
|
|
#define __pte_free_tlb(tlb,ptepage,address) \
|
2008-11-19 05:50:04 -07:00
|
|
|
do { \
|
|
|
|
|
pgtable_page_dtor(ptepage); \
|
|
|
|
|
pgtable_free_tlb(tlb, pgtable_free_cache(page_address(ptepage), \
|
mm: Pass virtual address to [__]p{te,ud,md}_free_tlb()
mm: Pass virtual address to [__]p{te,ud,md}_free_tlb()
Upcoming paches to support the new 64-bit "BookE" powerpc architecture
will need to have the virtual address corresponding to PTE page when
freeing it, due to the way the HW table walker works.
Basically, the TLB can be loaded with "large" pages that cover the whole
virtual space (well, sort-of, half of it actually) represented by a PTE
page, and which contain an "indirect" bit indicating that this TLB entry
RPN points to an array of PTEs from which the TLB can then create direct
entries. Thus, in order to invalidate those when PTE pages are deleted,
we need the virtual address to pass to tlbilx or tlbivax instructions.
The old trick of sticking it somewhere in the PTE page struct page sucks
too much, the address is almost readily available in all call sites and
almost everybody implemets these as macros, so we may as well add the
argument everywhere. I added it to the pmd and pud variants for consistency.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Acked-by: David Howells <dhowells@redhat.com> [MN10300 & FRV]
Acked-by: Nick Piggin <npiggin@suse.de>
Acked-by: Martin Schwidefsky <schwidefsky@de.ibm.com> [s390]
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2009-07-21 23:44:28 -06:00
|
|
|
PTE_NONCACHE_NUM, PTE_TABLE_SIZE-1)); \
|
2008-11-19 05:50:04 -07:00
|
|
|
} while (0)
|
|
|
|
|
#else
|
mm: Pass virtual address to [__]p{te,ud,md}_free_tlb()
mm: Pass virtual address to [__]p{te,ud,md}_free_tlb()
Upcoming paches to support the new 64-bit "BookE" powerpc architecture
will need to have the virtual address corresponding to PTE page when
freeing it, due to the way the HW table walker works.
Basically, the TLB can be loaded with "large" pages that cover the whole
virtual space (well, sort-of, half of it actually) represented by a PTE
page, and which contain an "indirect" bit indicating that this TLB entry
RPN points to an array of PTEs from which the TLB can then create direct
entries. Thus, in order to invalidate those when PTE pages are deleted,
we need the virtual address to pass to tlbilx or tlbivax instructions.
The old trick of sticking it somewhere in the PTE page struct page sucks
too much, the address is almost readily available in all call sites and
almost everybody implemets these as macros, so we may as well add the
argument everywhere. I added it to the pmd and pud variants for consistency.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Acked-by: David Howells <dhowells@redhat.com> [MN10300 & FRV]
Acked-by: Nick Piggin <npiggin@suse.de>
Acked-by: Martin Schwidefsky <schwidefsky@de.ibm.com> [s390]
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2009-07-21 23:44:28 -06:00
|
|
|
#define __pte_free_tlb(tlb, pte, address) pte_free((tlb)->mm, (pte))
|
2008-11-19 05:50:04 -07:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
2005-12-16 14:43:46 -07:00
|
|
|
#endif /* __KERNEL__ */
|
2005-11-19 02:17:32 -07:00
|
|
|
#endif /* _ASM_POWERPC_PGALLOC_H */
|
