102 lines
2.4 KiB
C
102 lines
2.4 KiB
C
|
/*
|
||
|
|
* linux/arch/arm/mach-exynos4/clock-exynos4210.c
|
||
|
|
*
|
||
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
|
||
|
|
* http://www.samsung.com
|
||
|
|
*
|
||
|
|
* EXYNOS4210 - Clock support
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/kernel.h>
|
||
|
|
#include <linux/err.h>
|
||
|
|
#include <linux/clk.h>
|
||
|
|
#include <linux/io.h>
|
||
|
|
|
||
|
|
#include <plat/cpu-freq.h>
|
||
|
|
#include <plat/clock.h>
|
||
|
|
#include <plat/cpu.h>
|
||
|
|
#include <plat/pll.h>
|
||
|
|
#include <plat/s5p-clock.h>
|
||
|
|
#include <plat/clock-clksrc.h>
|
||
|
|
#include <plat/exynos4.h>
|
||
|
|
|
||
|
|
#include <mach/hardware.h>
|
||
|
|
#include <mach/map.h>
|
||
|
|
#include <mach/regs-clock.h>
|
||
|
|
#include <mach/exynos4-clock.h>
|
||
|
|
|
||
|
|
static struct clksrc_clk *sysclks[] = {
|
||
|
|
/* nothing here yet */
|
||
|
|
};
|
||
|
|
|
||
|
|
static int exynos4_clksrc_mask_lcd1_ctrl(struct clk *clk, int enable)
|
||
|
|
{
|
||
|
|
return s5p_gatectrl(S5P_CLKSRC_MASK_LCD1, clk, enable);
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct clksrc_clk clksrcs[] = {
|
||
|
|
{
|
||
|
|
.clk = {
|
||
|
|
.name = "sclk_sata",
|
||
|
|
.id = -1,
|
||
|
|
.enable = exynos4_clksrc_mask_fsys_ctrl,
|
||
|
|
.ctrlbit = (1 << 24),
|
||
|
|
},
|
||
|
|
.sources = &clkset_mout_corebus,
|
||
|
|
.reg_src = { .reg = S5P_CLKSRC_FSYS, .shift = 24, .size = 1 },
|
||
|
|
.reg_div = { .reg = S5P_CLKDIV_FSYS0, .shift = 20, .size = 4 },
|
||
|
|
}, {
|
||
|
|
.clk = {
|
||
|
|
.name = "sclk_fimd",
|
||
|
|
.devname = "exynos4-fb.1",
|
||
|
|
.enable = exynos4_clksrc_mask_lcd1_ctrl,
|
||
|
|
.ctrlbit = (1 << 0),
|
||
|
|
},
|
||
|
|
.sources = &clkset_group,
|
||
|
|
.reg_src = { .reg = S5P_CLKSRC_LCD1, .shift = 0, .size = 4 },
|
||
|
|
.reg_div = { .reg = S5P_CLKDIV_LCD1, .shift = 0, .size = 4 },
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk init_clocks_off[] = {
|
||
|
|
{
|
||
|
|
.name = "sataphy",
|
||
|
|
.id = -1,
|
||
|
|
.parent = &clk_aclk_133.clk,
|
||
|
|
.enable = exynos4_clk_ip_fsys_ctrl,
|
||
|
|
.ctrlbit = (1 << 3),
|
||
|
|
}, {
|
||
|
|
.name = "sata",
|
||
|
|
.id = -1,
|
||
|
|
.parent = &clk_aclk_133.clk,
|
||
|
|
.enable = exynos4_clk_ip_fsys_ctrl,
|
||
|
|
.ctrlbit = (1 << 10),
|
||
|
|
}, {
|
||
|
|
.name = "fimd",
|
||
|
|
.devname = "exynos4-fb.1",
|
||
|
|
.enable = exynos4_clk_ip_lcd1_ctrl,
|
||
|
|
.ctrlbit = (1 << 0),
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
void __init exynos4210_register_clocks(void)
|
||
|
|
{
|
||
|
|
int ptr;
|
||
|
|
|
||
|
|
clk_mout_mpll.reg_src.reg = S5P_CLKSRC_CPU;
|
||
|
|
clk_mout_mpll.reg_src.shift = 8;
|
||
|
|
clk_mout_mpll.reg_src.size = 1;
|
||
|
|
|
||
|
|
for (ptr = 0; ptr < ARRAY_SIZE(sysclks); ptr++)
|
||
|
|
s3c_register_clksrc(sysclks[ptr], 1);
|
||
|
|
|
||
|
|
s3c_register_clksrc(clksrcs, ARRAY_SIZE(clksrcs));
|
||
|
|
|
||
|
|
s3c_register_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
|
||
|
|
s3c_disable_clocks(init_clocks_off, ARRAY_SIZE(init_clocks_off));
|
||
|
|
}
|