2005-09-22 23:31:15 -06:00
|
|
|
/*
|
|
|
|
* EHCI HCD (Host Controller Driver) PCI Bus Glue.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2000-2004 by David Brownell
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but
|
|
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
|
|
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
|
|
* for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software Foundation,
|
|
|
|
* Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef CONFIG_PCI
|
|
|
|
#error "This file is PCI bus glue. CONFIG_PCI must be defined."
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*-------------------------------------------------------------------------*/
|
|
|
|
|
2005-11-23 16:45:37 -07:00
|
|
|
/* called after powerup, by probe or system-pm "wakeup" */
|
|
|
|
static int ehci_pci_reinit(struct ehci_hcd *ehci, struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
u32 temp;
|
|
|
|
int retval;
|
|
|
|
|
|
|
|
/* optional debug port, normally in the first BAR */
|
|
|
|
temp = pci_find_capability(pdev, 0x0a);
|
|
|
|
if (temp) {
|
|
|
|
pci_read_config_dword(pdev, temp, &temp);
|
|
|
|
temp >>= 16;
|
|
|
|
if ((temp & (3 << 13)) == (1 << 13)) {
|
|
|
|
temp &= 0x1fff;
|
|
|
|
ehci->debug = ehci_to_hcd(ehci)->regs + temp;
|
|
|
|
temp = readl(&ehci->debug->control);
|
|
|
|
ehci_info(ehci, "debug port %d%s\n",
|
|
|
|
HCS_DEBUG_PORT(ehci->hcs_params),
|
|
|
|
(temp & DBGP_ENABLED)
|
|
|
|
? " IN USE"
|
|
|
|
: "");
|
|
|
|
if (!(temp & DBGP_ENABLED))
|
|
|
|
ehci->debug = NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-01-24 08:15:30 -07:00
|
|
|
/* we expect static quirk code to handle the "extended capabilities"
|
|
|
|
* (currently just BIOS handoff) allowed starting with EHCI 0.96
|
|
|
|
*/
|
2005-11-23 16:45:37 -07:00
|
|
|
|
|
|
|
/* PCI Memory-Write-Invalidate cycle support is optional (uncommon) */
|
|
|
|
retval = pci_set_mwi(pdev);
|
|
|
|
if (!retval)
|
|
|
|
ehci_dbg(ehci, "MWI active\n");
|
|
|
|
|
|
|
|
ehci_port_power(ehci, 0);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-11-28 09:40:38 -07:00
|
|
|
/* called during probe() after chip reset completes */
|
|
|
|
static int ehci_pci_setup(struct usb_hcd *hcd)
|
2005-09-22 23:31:15 -06:00
|
|
|
{
|
2005-11-23 16:45:32 -07:00
|
|
|
struct ehci_hcd *ehci = hcd_to_ehci(hcd);
|
|
|
|
struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
|
2005-09-22 23:31:15 -06:00
|
|
|
u32 temp;
|
2005-11-23 16:45:37 -07:00
|
|
|
int retval;
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
ehci->caps = hcd->regs;
|
2005-11-23 16:45:32 -07:00
|
|
|
ehci->regs = hcd->regs + HC_LENGTH(readl(&ehci->caps->hc_capbase));
|
|
|
|
dbg_hcs_params(ehci, "reset");
|
|
|
|
dbg_hcc_params(ehci, "reset");
|
2005-09-22 23:31:15 -06:00
|
|
|
|
2006-06-07 11:23:38 -06:00
|
|
|
/* ehci_init() causes memory for DMA transfers to be
|
|
|
|
* allocated. Thus, any vendor-specific workarounds based on
|
|
|
|
* limiting the type of memory used for DMA transfers must
|
|
|
|
* happen before ehci_init() is called. */
|
|
|
|
switch (pdev->vendor) {
|
|
|
|
case PCI_VENDOR_ID_NVIDIA:
|
|
|
|
/* NVidia reports that certain chips don't handle
|
|
|
|
* QH, ITD, or SITD addresses above 2GB. (But TD,
|
|
|
|
* data buffer, and periodic schedule are normal.)
|
|
|
|
*/
|
|
|
|
switch (pdev->device) {
|
|
|
|
case 0x003c: /* MCP04 */
|
|
|
|
case 0x005b: /* CK804 */
|
|
|
|
case 0x00d8: /* CK8 */
|
|
|
|
case 0x00e8: /* CK8S */
|
|
|
|
if (pci_set_consistent_dma_mask(pdev,
|
|
|
|
DMA_31BIT_MASK) < 0)
|
|
|
|
ehci_warn(ehci, "can't enable NVidia "
|
|
|
|
"workaround for >2GB RAM\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2005-09-22 23:31:15 -06:00
|
|
|
/* cache this readonly data; minimize chip reads */
|
2005-11-23 16:45:32 -07:00
|
|
|
ehci->hcs_params = readl(&ehci->caps->hcs_params);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
2005-11-23 16:45:37 -07:00
|
|
|
retval = ehci_halt(ehci);
|
|
|
|
if (retval)
|
|
|
|
return retval;
|
|
|
|
|
2005-11-28 09:40:38 -07:00
|
|
|
/* data structure init */
|
|
|
|
retval = ehci_init(hcd);
|
|
|
|
if (retval)
|
|
|
|
return retval;
|
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
switch (pdev->vendor) {
|
|
|
|
case PCI_VENDOR_ID_TDI:
|
|
|
|
if (pdev->device == PCI_DEVICE_ID_TDI_EHCI) {
|
|
|
|
ehci->is_tdi_rh_tt = 1;
|
|
|
|
tdi_reset(ehci);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case PCI_VENDOR_ID_AMD:
|
|
|
|
/* AMD8111 EHCI doesn't work, according to AMD errata */
|
|
|
|
if (pdev->device == 0x7463) {
|
|
|
|
ehci_info(ehci, "ignoring AMD8111 (errata)\n");
|
2005-11-28 09:40:38 -07:00
|
|
|
retval = -EIO;
|
|
|
|
goto done;
|
2005-11-23 16:45:32 -07:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case PCI_VENDOR_ID_NVIDIA:
|
2006-01-20 14:55:14 -07:00
|
|
|
switch (pdev->device) {
|
|
|
|
/* Some NForce2 chips have problems with selective suspend;
|
|
|
|
* fixed in newer silicon.
|
|
|
|
*/
|
|
|
|
case 0x0068:
|
|
|
|
pci_read_config_dword(pdev, PCI_REVISION_ID, &temp);
|
|
|
|
if ((temp & 0xff) < 0xa4)
|
|
|
|
ehci->no_selective_suspend = 1;
|
|
|
|
break;
|
2005-09-22 23:31:15 -06:00
|
|
|
}
|
2005-11-23 16:45:32 -07:00
|
|
|
break;
|
|
|
|
}
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
if (ehci_is_TDI(ehci))
|
2005-11-23 16:45:32 -07:00
|
|
|
ehci_reset(ehci);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
/* at least the Genesys GL880S needs fixup here */
|
|
|
|
temp = HCS_N_CC(ehci->hcs_params) * HCS_N_PCC(ehci->hcs_params);
|
|
|
|
temp &= 0x0f;
|
|
|
|
if (temp && HCS_N_PORTS(ehci->hcs_params) > temp) {
|
2005-11-23 16:45:32 -07:00
|
|
|
ehci_dbg(ehci, "bogus port configuration: "
|
2005-09-22 23:31:15 -06:00
|
|
|
"cc=%d x pcc=%d < ports=%d\n",
|
|
|
|
HCS_N_CC(ehci->hcs_params),
|
|
|
|
HCS_N_PCC(ehci->hcs_params),
|
|
|
|
HCS_N_PORTS(ehci->hcs_params));
|
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
switch (pdev->vendor) {
|
|
|
|
case 0x17a0: /* GENESYS */
|
|
|
|
/* GL880S: should be PORTS=2 */
|
|
|
|
temp |= (ehci->hcs_params & ~0xf);
|
|
|
|
ehci->hcs_params = temp;
|
|
|
|
break;
|
|
|
|
case PCI_VENDOR_ID_NVIDIA:
|
|
|
|
/* NF4: should be PCC=10 */
|
|
|
|
break;
|
2005-09-22 23:31:15 -06:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
/* Serial Bus Release Number is at PCI 0x60 offset */
|
|
|
|
pci_read_config_byte(pdev, 0x60, &ehci->sbrn);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
2005-11-07 16:24:46 -07:00
|
|
|
/* Workaround current PCI init glitch: wakeup bits aren't
|
|
|
|
* being set from PCI PM capability.
|
|
|
|
*/
|
|
|
|
if (!device_can_wakeup(&pdev->dev)) {
|
|
|
|
u16 port_wake;
|
|
|
|
|
|
|
|
pci_read_config_word(pdev, 0x62, &port_wake);
|
|
|
|
if (port_wake & 0x0001)
|
|
|
|
device_init_wakeup(&pdev->dev, 1);
|
|
|
|
}
|
2005-09-22 23:31:15 -06:00
|
|
|
|
2006-01-20 14:55:14 -07:00
|
|
|
#ifdef CONFIG_USB_SUSPEND
|
|
|
|
/* REVISIT: the controller works fine for wakeup iff the root hub
|
|
|
|
* itself is "globally" suspended, but usbcore currently doesn't
|
|
|
|
* understand such things.
|
|
|
|
*
|
|
|
|
* System suspend currently expects to be able to suspend the entire
|
|
|
|
* device tree, device-at-a-time. If we failed selective suspend
|
|
|
|
* reports, system suspend would fail; so the root hub code must claim
|
|
|
|
* success. That's lying to usbcore, and it matters for for runtime
|
|
|
|
* PM scenarios with selective suspend and remote wakeup...
|
|
|
|
*/
|
|
|
|
if (ehci->no_selective_suspend && device_can_wakeup(&pdev->dev))
|
|
|
|
ehci_warn(ehci, "selective suspend/wakeup unavailable\n");
|
|
|
|
#endif
|
|
|
|
|
2005-11-23 16:45:37 -07:00
|
|
|
retval = ehci_pci_reinit(ehci, pdev);
|
2005-11-28 09:40:38 -07:00
|
|
|
done:
|
|
|
|
return retval;
|
2005-09-22 23:31:15 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/*-------------------------------------------------------------------------*/
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
|
|
|
/* suspend/resume, section 4.3 */
|
|
|
|
|
2005-11-23 16:45:28 -07:00
|
|
|
/* These routines rely on the PCI bus glue
|
2005-09-22 23:31:15 -06:00
|
|
|
* to handle powerdown and wakeup, and currently also on
|
|
|
|
* transceivers that don't need any software attention to set up
|
|
|
|
* the right sort of wakeup.
|
2005-11-23 16:45:28 -07:00
|
|
|
* Also they depend on separate root hub suspend/resume.
|
2005-09-22 23:31:15 -06:00
|
|
|
*/
|
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
static int ehci_pci_suspend(struct usb_hcd *hcd, pm_message_t message)
|
2005-09-22 23:31:15 -06:00
|
|
|
{
|
2005-11-23 16:45:32 -07:00
|
|
|
struct ehci_hcd *ehci = hcd_to_ehci(hcd);
|
[PATCH] USB: Fix USB suspend/resume crasher (#2)
This patch closes the IRQ race and makes various other OHCI & EHCI code
path safer vs. suspend/resume.
I've been able to (finally !) successfully suspend and resume various
Mac models, with or without USB mouse plugged, or plugging while asleep,
or unplugging while asleep etc... all without a crash.
Alan, please verify the UHCI bit I did, I only verified that it builds.
It's very simple so I wouldn't expect any issue there. If you aren't
confident, then just drop the hunks that change uhci-hcd.c
I also made the patch a little bit more "safer" by making sure the store
to the interrupt register that disables interrupts is not posted before
I set the flag and drop the spinlock.
Without this patch, you cannot reliably sleep/wakeup any recent Mac, and
I suspect PCs have some more sneaky issues too (they don't frankly crash
with machine checks because x86 tend to silently swallow PCI errors but
that won't last afaik, at least PCI Express will blow up in those
situations, but the USB code may still misbehave).
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2005-11-24 15:59:46 -07:00
|
|
|
unsigned long flags;
|
|
|
|
int rc = 0;
|
2005-09-22 23:31:15 -06:00
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
if (time_before(jiffies, ehci->next_statechange))
|
|
|
|
msleep(10);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
[PATCH] USB: Fix USB suspend/resume crasher (#2)
This patch closes the IRQ race and makes various other OHCI & EHCI code
path safer vs. suspend/resume.
I've been able to (finally !) successfully suspend and resume various
Mac models, with or without USB mouse plugged, or plugging while asleep,
or unplugging while asleep etc... all without a crash.
Alan, please verify the UHCI bit I did, I only verified that it builds.
It's very simple so I wouldn't expect any issue there. If you aren't
confident, then just drop the hunks that change uhci-hcd.c
I also made the patch a little bit more "safer" by making sure the store
to the interrupt register that disables interrupts is not posted before
I set the flag and drop the spinlock.
Without this patch, you cannot reliably sleep/wakeup any recent Mac, and
I suspect PCs have some more sneaky issues too (they don't frankly crash
with machine checks because x86 tend to silently swallow PCI errors but
that won't last afaik, at least PCI Express will blow up in those
situations, but the USB code may still misbehave).
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2005-11-24 15:59:46 -07:00
|
|
|
/* Root hub was already suspended. Disable irq emission and
|
|
|
|
* mark HW unaccessible, bail out if RH has been resumed. Use
|
|
|
|
* the spinlock to properly synchronize with possible pending
|
|
|
|
* RH suspend or resume activity.
|
|
|
|
*
|
|
|
|
* This is still racy as hcd->state is manipulated outside of
|
|
|
|
* any locks =P But that will be a different fix.
|
|
|
|
*/
|
|
|
|
spin_lock_irqsave (&ehci->lock, flags);
|
|
|
|
if (hcd->state != HC_STATE_SUSPENDED) {
|
|
|
|
rc = -EINVAL;
|
|
|
|
goto bail;
|
|
|
|
}
|
|
|
|
writel (0, &ehci->regs->intr_enable);
|
|
|
|
(void)readl(&ehci->regs->intr_enable);
|
|
|
|
|
2006-08-15 00:11:06 -06:00
|
|
|
/* make sure snapshot being resumed re-enumerates everything */
|
|
|
|
if (message.event == PM_EVENT_PRETHAW) {
|
|
|
|
ehci_halt(ehci);
|
|
|
|
ehci_reset(ehci);
|
|
|
|
}
|
|
|
|
|
[PATCH] USB: Fix USB suspend/resume crasher (#2)
This patch closes the IRQ race and makes various other OHCI & EHCI code
path safer vs. suspend/resume.
I've been able to (finally !) successfully suspend and resume various
Mac models, with or without USB mouse plugged, or plugging while asleep,
or unplugging while asleep etc... all without a crash.
Alan, please verify the UHCI bit I did, I only verified that it builds.
It's very simple so I wouldn't expect any issue there. If you aren't
confident, then just drop the hunks that change uhci-hcd.c
I also made the patch a little bit more "safer" by making sure the store
to the interrupt register that disables interrupts is not posted before
I set the flag and drop the spinlock.
Without this patch, you cannot reliably sleep/wakeup any recent Mac, and
I suspect PCs have some more sneaky issues too (they don't frankly crash
with machine checks because x86 tend to silently swallow PCI errors but
that won't last afaik, at least PCI Express will blow up in those
situations, but the USB code may still misbehave).
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2005-11-24 15:59:46 -07:00
|
|
|
clear_bit(HCD_FLAG_HW_ACCESSIBLE, &hcd->flags);
|
|
|
|
bail:
|
|
|
|
spin_unlock_irqrestore (&ehci->lock, flags);
|
|
|
|
|
2005-11-23 16:45:28 -07:00
|
|
|
// could save FLADJ in case of Vaux power loss
|
2005-09-22 23:31:15 -06:00
|
|
|
// ... we'd only use it to handle clock skew
|
|
|
|
|
[PATCH] USB: Fix USB suspend/resume crasher (#2)
This patch closes the IRQ race and makes various other OHCI & EHCI code
path safer vs. suspend/resume.
I've been able to (finally !) successfully suspend and resume various
Mac models, with or without USB mouse plugged, or plugging while asleep,
or unplugging while asleep etc... all without a crash.
Alan, please verify the UHCI bit I did, I only verified that it builds.
It's very simple so I wouldn't expect any issue there. If you aren't
confident, then just drop the hunks that change uhci-hcd.c
I also made the patch a little bit more "safer" by making sure the store
to the interrupt register that disables interrupts is not posted before
I set the flag and drop the spinlock.
Without this patch, you cannot reliably sleep/wakeup any recent Mac, and
I suspect PCs have some more sneaky issues too (they don't frankly crash
with machine checks because x86 tend to silently swallow PCI errors but
that won't last afaik, at least PCI Express will blow up in those
situations, but the USB code may still misbehave).
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2005-11-24 15:59:46 -07:00
|
|
|
return rc;
|
2005-09-22 23:31:15 -06:00
|
|
|
}
|
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
static int ehci_pci_resume(struct usb_hcd *hcd)
|
2005-09-22 23:31:15 -06:00
|
|
|
{
|
2005-11-23 16:45:32 -07:00
|
|
|
struct ehci_hcd *ehci = hcd_to_ehci(hcd);
|
2005-09-22 23:31:15 -06:00
|
|
|
unsigned port;
|
2005-11-23 16:45:37 -07:00
|
|
|
struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
|
2005-09-22 23:31:15 -06:00
|
|
|
int retval = -EINVAL;
|
|
|
|
|
2005-11-23 16:45:28 -07:00
|
|
|
// maybe restore FLADJ
|
2005-09-22 23:31:15 -06:00
|
|
|
|
2005-11-23 16:45:32 -07:00
|
|
|
if (time_before(jiffies, ehci->next_statechange))
|
|
|
|
msleep(100);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
[PATCH] USB: Fix USB suspend/resume crasher (#2)
This patch closes the IRQ race and makes various other OHCI & EHCI code
path safer vs. suspend/resume.
I've been able to (finally !) successfully suspend and resume various
Mac models, with or without USB mouse plugged, or plugging while asleep,
or unplugging while asleep etc... all without a crash.
Alan, please verify the UHCI bit I did, I only verified that it builds.
It's very simple so I wouldn't expect any issue there. If you aren't
confident, then just drop the hunks that change uhci-hcd.c
I also made the patch a little bit more "safer" by making sure the store
to the interrupt register that disables interrupts is not posted before
I set the flag and drop the spinlock.
Without this patch, you cannot reliably sleep/wakeup any recent Mac, and
I suspect PCs have some more sneaky issues too (they don't frankly crash
with machine checks because x86 tend to silently swallow PCI errors but
that won't last afaik, at least PCI Express will blow up in those
situations, but the USB code may still misbehave).
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2005-11-24 15:59:46 -07:00
|
|
|
/* Mark hardware accessible again as we are out of D3 state by now */
|
|
|
|
set_bit(HCD_FLAG_HW_ACCESSIBLE, &hcd->flags);
|
|
|
|
|
2005-11-23 16:45:28 -07:00
|
|
|
/* If CF is clear, we lost PCI Vaux power and need to restart. */
|
2005-11-23 16:45:37 -07:00
|
|
|
if (readl(&ehci->regs->configured_flag) != FLAG_CF)
|
2005-11-23 16:45:28 -07:00
|
|
|
goto restart;
|
|
|
|
|
2005-09-22 23:31:15 -06:00
|
|
|
/* If any port is suspended (or owned by the companion),
|
|
|
|
* we know we can/must resume the HC (and mustn't reset it).
|
2005-11-23 16:45:28 -07:00
|
|
|
* We just defer that to the root hub code.
|
2005-09-22 23:31:15 -06:00
|
|
|
*/
|
2005-11-23 16:45:32 -07:00
|
|
|
for (port = HCS_N_PORTS(ehci->hcs_params); port > 0; ) {
|
2005-09-22 23:31:15 -06:00
|
|
|
u32 status;
|
|
|
|
port--;
|
2005-11-23 16:45:32 -07:00
|
|
|
status = readl(&ehci->regs->port_status [port]);
|
2005-09-22 23:31:15 -06:00
|
|
|
if (!(status & PORT_POWER))
|
|
|
|
continue;
|
2005-11-23 16:45:28 -07:00
|
|
|
if (status & (PORT_SUSPEND | PORT_RESUME | PORT_OWNER)) {
|
|
|
|
usb_hcd_resume_root_hub(hcd);
|
|
|
|
return 0;
|
2005-09-22 23:31:15 -06:00
|
|
|
}
|
2005-11-23 16:45:28 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
restart:
|
|
|
|
ehci_dbg(ehci, "lost power, restarting\n");
|
2005-11-14 09:45:38 -07:00
|
|
|
usb_root_hub_lost_power(hcd->self.root_hub);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
/* Else reset, to cope with power loss or flush-to-storage
|
2005-11-23 16:45:28 -07:00
|
|
|
* style "resume" having let BIOS kick in during reboot.
|
2005-09-22 23:31:15 -06:00
|
|
|
*/
|
2005-11-23 16:45:32 -07:00
|
|
|
(void) ehci_halt(ehci);
|
|
|
|
(void) ehci_reset(ehci);
|
2005-11-23 16:45:37 -07:00
|
|
|
(void) ehci_pci_reinit(ehci, pdev);
|
2005-11-23 16:45:28 -07:00
|
|
|
|
|
|
|
/* emptying the schedule aborts any urbs */
|
2005-11-23 16:45:32 -07:00
|
|
|
spin_lock_irq(&ehci->lock);
|
2005-11-23 16:45:28 -07:00
|
|
|
if (ehci->reclaim)
|
|
|
|
ehci->reclaim_ready = 1;
|
2005-11-23 16:45:32 -07:00
|
|
|
ehci_work(ehci, NULL);
|
|
|
|
spin_unlock_irq(&ehci->lock);
|
2005-11-23 16:45:28 -07:00
|
|
|
|
|
|
|
/* restart; khubd will disconnect devices */
|
2005-11-23 16:45:32 -07:00
|
|
|
retval = ehci_run(hcd);
|
2005-11-23 16:45:28 -07:00
|
|
|
|
2005-11-23 16:45:37 -07:00
|
|
|
/* here we "know" root ports should always stay powered */
|
2005-11-23 16:45:32 -07:00
|
|
|
ehci_port_power(ehci, 1);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static const struct hc_driver ehci_pci_hc_driver = {
|
|
|
|
.description = hcd_name,
|
|
|
|
.product_desc = "EHCI Host Controller",
|
|
|
|
.hcd_priv_size = sizeof(struct ehci_hcd),
|
|
|
|
|
|
|
|
/*
|
|
|
|
* generic hardware linkage
|
|
|
|
*/
|
|
|
|
.irq = ehci_irq,
|
|
|
|
.flags = HCD_MEMORY | HCD_USB2,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* basic lifecycle operations
|
|
|
|
*/
|
2005-11-28 09:40:38 -07:00
|
|
|
.reset = ehci_pci_setup,
|
2005-11-23 16:45:37 -07:00
|
|
|
.start = ehci_run,
|
2005-09-22 23:31:15 -06:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
.suspend = ehci_pci_suspend,
|
|
|
|
.resume = ehci_pci_resume,
|
|
|
|
#endif
|
2005-11-23 16:45:37 -07:00
|
|
|
.stop = ehci_stop,
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* managing i/o requests and associated device resources
|
|
|
|
*/
|
|
|
|
.urb_enqueue = ehci_urb_enqueue,
|
|
|
|
.urb_dequeue = ehci_urb_dequeue,
|
|
|
|
.endpoint_disable = ehci_endpoint_disable,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* scheduling support
|
|
|
|
*/
|
|
|
|
.get_frame_number = ehci_get_frame,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* root hub support
|
|
|
|
*/
|
|
|
|
.hub_status_data = ehci_hub_status_data,
|
|
|
|
.hub_control = ehci_hub_control,
|
2005-10-13 15:08:02 -06:00
|
|
|
.bus_suspend = ehci_bus_suspend,
|
|
|
|
.bus_resume = ehci_bus_resume,
|
2005-09-22 23:31:15 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
/*-------------------------------------------------------------------------*/
|
|
|
|
|
|
|
|
/* PCI driver selection metadata; PCI hotplugging uses this */
|
|
|
|
static const struct pci_device_id pci_ids [] = { {
|
|
|
|
/* handle any USB 2.0 EHCI controller */
|
2006-04-09 12:07:35 -06:00
|
|
|
PCI_DEVICE_CLASS(PCI_CLASS_SERIAL_USB_EHCI, ~0),
|
2005-09-22 23:31:15 -06:00
|
|
|
.driver_data = (unsigned long) &ehci_pci_hc_driver,
|
|
|
|
},
|
|
|
|
{ /* end: all zeroes */ }
|
|
|
|
};
|
2005-11-23 16:45:32 -07:00
|
|
|
MODULE_DEVICE_TABLE(pci, pci_ids);
|
2005-09-22 23:31:15 -06:00
|
|
|
|
|
|
|
/* pci driver glue; this is a "new style" PCI driver module */
|
|
|
|
static struct pci_driver ehci_pci_driver = {
|
|
|
|
.name = (char *) hcd_name,
|
|
|
|
.id_table = pci_ids,
|
|
|
|
|
|
|
|
.probe = usb_hcd_pci_probe,
|
|
|
|
.remove = usb_hcd_pci_remove,
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
.suspend = usb_hcd_pci_suspend,
|
|
|
|
.resume = usb_hcd_pci_resume,
|
|
|
|
#endif
|
|
|
|
};
|